component

24LC64-E

Public Made by Adom

by adom

Microchip Tech EEPROM, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentmemory24lc64-efactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 1d ago
viewers 24lc64-e: viewers · Ray 1d ago
24lc64-e-etched.glb Publish 0.1.0 · Ray 1d ago
24lc64-e-etched.step 24lc64-e: factory component page (tier=mfr) · Ray 1d ago
24lc64-e-hero.glb 24lc64-e: hero GLB from the etched model (keeps the MPN mark) · Ray 1d ago
24lc64-e-hero.overlay.json Publish 0.1.0 · Ray 1d ago
24lc64-e.glb Publish 0.1.0 · Ray 1d ago
24lc64-e.kicad_mod Publish 0.1.0 · Ray 1d ago
24lc64-e.kicad_sym Publish 0.1.0 · Ray 1d ago
24lc64-e.lbr Publish 0.1.0 · Ray 1d ago
24lc64-e.step Publish 0.1.0 · Ray 1d ago
package.json Publish 0.1.0 · Ray 1d ago
page.json Set visibility: public · Ray 1d ago
README.md Publish 0.1.0 · Ray 1d ago

24LC64-E

Microchip Tech · EEPROM · SOIC-8

24LC64-E from Microchip Tech, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 A0 input Chip address input compared with the slave address bit to select the device (up to eight on a bus); must be tied to VCC or VSS.
2 A1 input Chip address input compared with the slave address bit to select the device (up to eight on a bus); must be tied to VCC or VSS.
3 A2 input Chip address input compared with the slave address bit to select the device (up to eight on a bus); must be tied to VCC or VSS.
4 VSS power_in Ground.
5 SDA bidirectional Serial data I/O for addresses and data, open-drain and needs a pull-up resistor to VCC (typically 10 kΩ for 100 kHz, 2 kΩ for 400 kHz).
6 SCL input Serial clock input that synchronizes data transfer to and from the device.
7 WP input Write-protect input that must be tied to VSS (writes enabled) or VCC (writes inhibited, reads unaffected).
8 VCC power_in Power supply, +1.7V to 5.5V per the pin table (2.5V to 5.5V for 24LC64).

Key specifications

Parameter Value
Manufacturer Microchip Tech
Package SOIC-8
Category Memory
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage range (24LC64) VCC 2.5 5.5 V 24LC64 1
Storage temperature -65 150 °C 2
Ambient temperature with power applied -40 125 °C 2
ESD protection on all pins 4 kV 2
Operating ambient temperature (Automotive E) TA -40 125 °C Automotive (E) 2
High-level input voltage VIH 0.7 V x VCC 2
Low-level input voltage VIL 0.3 V x VCC, VCC ≥ 2.5V 2
Hysteresis of Schmitt Trigger inputs VHYS 0.05 V x VCC, VCC ≥ 2.5V (Note 1) 2
Low-level output voltage VOL 0.4 V IOL = 3.0 mA @ VCC = 4.5V; IOL = 2.1 mA @ VCC = 2.5V 2
Input leakage current ILI -1 1 µA VIN = VSS or VCC 2
Output leakage current ILO -1 1 µA VOUT = VSS or VCC 2
Pin capacitance (all inputs/outputs) CIN, COUT 10 pF VCC = 5.0V, TA = 25°C, FCLK = 1 MHz (Note 1) 2
Operating current, write ICC write 0.1 3 mA VCC = 5.5V, SCL = 400 kHz 2
Standby current, Industrial ICCS 0.01 1 µA SDA = SCL = VCC, A0, A1, A2, WP = VSS 2
Standby current, Automotive ICCS 5 µA SDA = SCL = VCC, A0, A1, A2, WP = VSS 2
Clock frequency FCLK 400 kHz 2.5V ≤ VCC ≤ 5.5V 3
Clock high time THIGH 600 ns 2.5V ≤ VCC ≤ 5.5V 3
Clock low time TLOW 1300 ns 2.5V ≤ VCC ≤ 5.5V 3
SDA and SCL rise time TR 300 ns 2.5V ≤ VCC ≤ 5.5V (Note 1) 3
SDA and SCL fall time TF 300 ns All except 24FC64 (Note 1) 3
Start condition hold time THD:STA 600 ns 2.5V ≤ VCC ≤ 5.5V 3
Start condition setup time TSU:STA 600 ns 2.5V ≤ VCC ≤ 5.5V 3
Data input hold time THD:DAT 0 ns (Note 2) 3
Data input setup time TSU:DAT 100 ns 2.5V ≤ VCC ≤ 5.5V 3
Stop condition setup time TSU:STO 600 ns 2.5 V ≤ VCC ≤ 5.5V 3
WP setup time TSU:WP 600 ns 2.5V ≤ VCC ≤ 5.5V 3
WP hold time THD:WP 1300 ns 2.5V ≤ VCC ≤ 5.5V 3
Output valid from clock TAA 900 ns 2.5V ≤ VCC ≤ 5.5V (Note 2) 4
Bus free time TBUF 1300 ns 2.5V ≤ VCC ≤ 5.5V 4
Output fall time from VIH min to VIL max TOF 250 ns All except 24FC64, CB ≤ 100 pF (Note 1); min 10 + 0.1CB 4
Input filter spike suppression (SDA and SCL) TSP 50 ns All except 24FC64 (Notes 1 and 3) 4
Write cycle time (byte or page) TWC 5 ms 4
Endurance 1e+06 cycles Page Mode 25°C, 5.5V (Note 4) 4

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
contacts tin Package: P = Plastic DIP (300 mil body), 8-lead SN = Plastic SOIC (3.90 mm body), 8-lead 41

CAD (KiCad official)

  • Symbol: 24LC64-E
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: 24lc64-e-etched.step / 24lc64-e-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); 24lc64-e.step / 24lc64-e.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Microchip Tech datasheet (44 pp, sha256 eda080baa6113ab9, retrieved 2026-10-23, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF