component
24LC128-I
Public Made by Adomby adom
Microchip Tech EEPROM, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 3d ago |
| viewers | 3d ago |
| 24lc128-i-etched.glb | 3d ago |
| 24lc128-i-etched.step | 3d ago |
| 24lc128-i-hero.glb | 3d ago |
| 24lc128-i-hero.overlay.json | 3d ago |
| 24lc128-i.glb | 3d ago |
| 24lc128-i.kicad_mod | 3d ago |
| 24lc128-i.kicad_sym | 3d ago |
| 24lc128-i.lbr | 3d ago |
| 24lc128-i.step | 3d ago |
| package.json | 3d ago |
| page.json | 3d ago |
| README.md | 3d ago |
24LC128-I
Microchip Tech · EEPROM · SOIC-8
24LC128-I from Microchip Tech, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | A0 | input | User-configurable chip address input that must be tied to VCC or VSS (or driven to a valid logic level before normal operation) and is compared with the slave address bits for chip select. |
| 2 | A1 | input | User-configurable chip address input that must be tied to VCC or VSS (or driven to a valid logic level before normal operation) and is compared with the slave address bits for chip select. |
| 3 | A2 | input | User-configurable chip address input that must be tied to VCC or VSS (or driven to a valid logic level before normal operation) and is compared with the slave address bits for chip select. |
| 4 | VSS | power_in | Ground reference for the device. |
| 5 | SDA | bidirectional | Open-drain serial data pin that requires a pull-up resistor to VCC (typically 10 kΩ for 100 kHz, 2 kΩ for 400 kHz and 1 MHz), and may change only while SCL is low except for Start/Stop conditions. |
| 6 | SCL | input | Serial clock input that synchronizes data transfer to and from the device. |
| 7 | WP | input | Write-protect input that must be tied to VSS to enable write operations or to VCC to inhibit writes while leaving reads unaffected. |
| 8 | VCC | power_in | Supply voltage of +2.5V to 5.5V for the 24LC128 (the 24AA128 and 24FC128 are rated +1.7V to 5.5V). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Microchip Tech |
| Package | SOIC-8 |
| Category | Memory |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Input/output voltage w.r.t. VSS (minimum) | -0.6 | V | All inputs and outputs w.r.t. VSS | 2 | |||
| Storage temperature | -65 | 150 | °C | 2 | |||
| Ambient temperature with power applied | -40 | 125 | °C | 2 | |||
| ESD protection on all pins | 4 | kV | ESD protection on all pins | 2 | |||
| Supply voltage (recommended operating) | VCC | 2.5 | 5.5 | V | 24LC128 | 1 | |
| Ambient temperature, Industrial (I) | TA | -40 | 85 | °C | Industrial (I) grade, VCC = 2.5V to 5.5V | 2 | |
| Ambient temperature, Automotive (E) | TA | -40 | 125 | °C | Automotive (E) grade, VCC = 2.5V to 5.5V | 2 | |
| High-level input voltage (A0, A1, A2, SCL, SDA, WP) | VIH | 0.7 | VCC | 2 | |||
| Low-level input voltage (A0, A1, A2, SCL, SDA, WP) | VIL | 0.3 | VCC | VCC ≥ 2.5V | 2 | ||
| Hysteresis of Schmitt Trigger inputs (SDA, SCL) | VHYS | 0.05 | VCC | VCC ≥ 2.5V (Note 1) | 2 | ||
| Low-level output voltage | VOL | 0.4 | V | IOL = 3.0 mA @ VCC = 4.5V | 2 | ||
| Input leakage current | ILI | -1 | 1 | µA | VIN = VSS or VCC, WP = VSS | 2 | |
| Output leakage current | ILO | -1 | 1 | µA | VOUT = VSS or VCC | 2 | |
| Pin capacitance (all inputs/outputs) | CIN, COUT | 10 | pF | VCC = 5.0V (Note 1); TA = 25°C, FCLK = 1 MHz | 2 | ||
| Read operating current | ICC | 400 | µA | VCC = 5.5V, SCL = 400 kHz | 2 | ||
| Write operating current | ICC | 3 | mA | VCC = 5.5V | 2 | ||
| Standby current | ICCS | 1 | µA | TA = -40°C to +85°C; SCL = SDA = VCC = 5.5V; A0, A1, A2, WP = VSS | 2 | ||
| Standby current | ICCS | 5 | µA | TA = -40°C to 125°C; SCL = SDA = VCC = 5.5V; A0, A1, A2, WP = VSS | 2 | ||
| Clock frequency | FCLK | 400 | kHz | 2.5V ≤ VCC ≤ 5.5V | 3 | ||
| Clock high time | THIGH | 600 | ns | 2.5V ≤ VCC ≤ 5.5V | 3 | ||
| Clock low time | TLOW | 1300 | ns | 2.5V ≤ VCC ≤ 5.5V | 3 | ||
| SDA and SCL rise time | TR | 300 | ns | 2.5V ≤ VCC ≤ 5.5V | 3 | ||
| SDA and SCL fall time | TF | 300 | ns | All except 24FC128; 1.7V ≤ VCC ≤ 5.5V | 3 | ||
| Start condition hold time | THD:STA | 600 | ns | 2.5V ≤ VCC ≤ 5.5V | 3 | ||
| Start condition setup time | TSU:STA | 600 | ns | 2.5V ≤ VCC ≤ 5.5V | 3 | ||
| Data input hold time | THD:DAT | 0 | ns | Note 2 | 3 | ||
| Data input setup time | TSU:DAT | 100 | ns | 2.5V ≤ VCC ≤ 5.5V | 3 | ||
| Stop condition setup time | TSU:STO | 600 | ns | 2.5V ≤ VCC ≤ 5.5V | 3 | ||
| WP setup time | TSU:WP | 600 | ns | 2.5V ≤ VCC ≤ 5.5V | 3 | ||
| WP hold time | THD:WP | 1300 | ns | 2.5V ≤ VCC ≤ 5.5V | 3 | ||
| Output valid from clock | TAA | 900 | ns | 2.5V ≤ VCC ≤ 5.5V | 4 | ||
| Bus free time | TBUF | 1300 | ns | 2.5V ≤ VCC ≤ 5.5V | 4 | ||
| Output fall time from VIH minimum to VIL maximum | TOF | 250 | ns | CB ≤ 100 pF; All except 24FC128 (Note 1) | 4 | ||
| Input filter spike suppression (SDA and SCL pins) | TSP | 50 | ns | All except 24FC128 (Notes 1 and 3) | 4 | ||
| Write cycle time (byte or page) | TWC | 5 | ms | Byte or page | 4 | ||
| Endurance | 1e+06 | cycles | Page Mode, 25°C, 5.5V (Note 4) | 4 |
Materials and finish
As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).
| Part | Material | Colour / plating | Datasheet says | Page |
|---|---|---|---|---|
| contacts | tin | Package: P = Plastic DIP (300 mil body), 8-lead SN = Plastic SOIC (3.90 mm body), | 35 |
CAD (KiCad official)
- Symbol:
24LC128-I - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files:
24lc128-i-etched.step/24lc128-i-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);24lc128-i.step/24lc128-i.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Microchip Tech datasheet (38 pp, sha256
fec27b245e49dbfe, retrieved 2026-10-18, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).