Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

24LC1025-E

Microchip Tech · EEPROM · SOIC-8

24LC1025-E from Microchip Tech, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 A0 input User-configurable chip select input whose level is compared with the corresponding slave address bit and must be driven to logic 0 or 1 before normal operation.
2 A1 input User-configurable chip select input whose level is compared with the corresponding slave address bit and must be driven to logic 0 or 1 before normal operation.
3 A2 input Non-configurable chip select that must be hard-wired to VCC; if left floating or tied to VSS, device operation is undefined.
4 VSS power_in Ground reference for the device.
5 SDA bidirectional Open-drain serial data pin that requires a pull-up resistor to VCC (typically 10 k for 100 kHz and 2 k for 400 kHz and 1 MHz), and changes only while SCL is low except for Start/Stop conditions.
6 SCL input Serial clock input used to synchronize data transfer to and from the device.
7 WP input Write-protect input that must be connected to either VSS (writes enabled) or VCC (writes inhibited, reads unaffected).
8 VCC power_in Supply voltage pin; +2.5 to 5.5V for the 24LC1025.

Key specifications

Parameter Value
Manufacturer Microchip Tech
Package SOIC-8
Category Memory
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
High-level input voltage (A1, A2, SCL, SDA, WP) VIH 0.7 VCC 2
Low-level input voltage (A1, A2, SCL, SDA, WP) VIL 0.3 VCC VCC ≥ 2.5V 2
Hysteresis of Schmitt Trigger inputs (SDA, SCL) VHYS 0.05 VCC VCC ≥ 2.5V (Note) 2
Low-level output voltage VOL 0.4 V IOL = 3.0 mA @ VCC = 4.5V 2
Input leakage current ILI -1 1 µA VIN = VSS or VCC 2
Output leakage current ILO -1 1 µA VOUT = VSS or VCC 2
Pin capacitance (all inputs/outputs) CIN, COUT 10 pF VCC = 5.0V (Note); TA = 25°C, FCLK = 1 MHz 2
Read operating current ICC 450 µA VCC = 5.5V, SCL = 400 kHz 2
Write operating current ICC 5 mA VCC = 5.5V 2
Standby current ICCS 5 µA SCL, SDA, VCC = 5.5V; A1, A2, WP = VSS 2
Clock frequency FCLK 100 kHz 2.5V ≤ VCC ≤ 4.5V, E-temp 3
Clock frequency FCLK 400 kHz 2.5V ≤ VCC ≤ 5.5V 3
Clock high time THIGH 4000 ns 2.5V ≤ VCC ≤ 4.5V, E-temp 3
Clock high time THIGH 600 ns 2.5V ≤ VCC ≤ 5.5V 3
Clock low time TLOW 4700 ns 2.5V ≤ VCC ≤ 4.5V, E-temp 3
Clock low time TLOW 1300 ns 2.5V ≤ VCC ≤ 5.5V 3
SDA and SCL rise time (Note 1) TR 1000 ns 2.5V ≤ VCC ≤ 4.5V, E-temp 3
SDA and SCL rise time (Note 1) TR 300 ns 2.5V ≤ VCC ≤ 5.5V 3
SDA and SCL fall time (Note 1) TF 300 ns All except 24FC1025 3
Start condition hold time THD:STA 4000 ns 2.5V ≤ VCC ≤ 4.5V, E-temp 3
Start condition hold time THD:STA 600 ns 2.5V ≤ VCC ≤ 5.5V 3
Start condition setup time TSU:STA 4700 ns 2.5V ≤ VCC ≤ 4.5V, E-temp 3
Start condition setup time TSU:STA 600 ns 2.5V ≤ VCC ≤ 5.5V 3
Data input hold time (Note 2) THD:DAT 0 ns Note 2 3
Data input setup time TSU:DAT 250 ns 2.5V ≤ VCC ≤ 4.5V, E-temp 3
Data input setup time TSU:DAT 100 ns 2.5V ≤ VCC ≤ 5.5V 3
Stop condition setup time TSU:STO 4000 ns 2.5V ≤ VCC ≤ 4.5V, E-temp 3
Stop condition setup time TSU:STO 600 ns 2.5V ≤ VCC ≤ 5.5V 3
WP setup time TSU:WP 4000 ns 2.5V ≤ VCC ≤ 4.5V, E-temp 4
WP setup time TSU:WP 600 ns 2.5V ≤ VCC ≤ 5.5V 4
WP hold time THD:WP 4700 ns 2.5V ≤ VCC ≤ 4.5V, E-temp 4
WP hold time THD:WP 1300 ns 2.5V ≤ VCC ≤ 5.5V 4
Output valid from clock (Note 2) TAA 3500 ns 2.5V ≤ VCC ≤ 4.5V, E-temp 4
Output valid from clock (Note 2) TAA 900 ns 2.5V ≤ VCC ≤ 5.5V 4
Bus free time TBUF 4700 ns 2.5V ≤ VCC ≤ 4.5V, E-temp 4
Bus free time TBUF 1300 ns 2.5V ≤ VCC ≤ 5.5V 4
Input filter spike suppression (SDA and SCL pins) TSP 50 ns All except 24FC1025 (Note 1 and Note 3) 4
Write cycle time (byte or page) TWC 5 ms 4
Endurance 1e+06 cycles Page mode, 25°C, VCC = 5.5V (Note 4) 4
Supply voltage VCC (Automotive E grade) VCC 2.5 5.5 V Automotive (E): TA = -40°C to +125°C 2
Ambient temperature range (Automotive E grade) TA -40 125 °C Automotive (E): VCC = +2.5V to 5.5V 2
All inputs and outputs w.r.t. VSS (absolute) -0.6 V w.r.t. VSS 2
Storage temperature TSTG -65 150 °C 2
Ambient temperature with power applied TA -40 125 °C Power applied 2
ESD protection on all pins 4 kV 2

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
contacts tin SM = Plastic SOIJ (5.28 mm Body), 8-lead SN = Plastic SOIC (3.90 mm Body), 8-lead 25

CAD (KiCad official)

  • Symbol: 24LC1025-E
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: 24lc1025-e-etched.step / 24lc1025-e-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); 24lc1025-e.step / 24lc1025-e.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Microchip Tech datasheet (28 pp, sha256 4310f51e6658d2c6, retrieved 2026-10-21, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF