main
History Download
Ray Publish 0.1.0 cae9999 17h ago

24FC256T-I

Microchip Tech · EEPROM · SOIC-8

24FC256T-I from Microchip Tech, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 A0 input Chip address input that must be tied to VCC or VSS and is compared with the slave address bits to select the chip.
2 A1 input Chip address input that must be tied to VCC or VSS and is compared with the slave address bits to select the chip.
3 A2 input Chip address input that must be tied to VCC or VSS and is compared with the slave address bits to select the chip.
4 VSS power_in Ground reference for the device.
5 SDA bidirectional Open-drain serial data pin that requires a pull-up resistor to VCC (typical 10 k for 100 kHz, 2 k for 400 kHz and 1 MHz).
6 SCL input Serial clock input that synchronizes data transfer to and from the device.
7 WP input Write-protect input that must be tied to VSS to enable write operations or to VCC to inhibit writes while reads are not affected.
8 VCC power_in Supply voltage of +1.7V to 5.5V for the 24FC256.

Key specifications

Parameter Value
Manufacturer Microchip Tech
Package SOIC-8
Category Memory
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Storage temperature -65 150 °C 2
Ambient temperature with power applied -40 125 °C 2
All inputs and outputs w.r.t. VSS -0.6 V Max printed as VCC + 1.0V 2
Supply voltage VCC (recommended) VCC 1.7 5.5 V 24FC256, Industrial (I) grade 1
Ambient temperature range (Industrial) TA -40 85 °C Industrial (I) grade 1
High-level input voltage VIH 0.7 VCC 2
Low-level input voltage VIL 0.3 VCC VCC >= 2.5V 2
Low-level input voltage VIL 0.2 VCC VCC < 2.5V 2
Hysteresis of Schmitt Trigger inputs (SDA, SCL) VHYS 0.05 VCC VCC >= 2.5V (Note) 2
Low-level output voltage VOL 0.4 V IOL = 3.0 mA @ VCC = 4.5V 2
Input leakage current ILI -1 1 uA VIN = VSS or VCC, WP = VSS 2
Output leakage current ILO -1 1 uA VOUT = VSS or VCC 2
Pin capacitance (all inputs/outputs) CIN, COUT 10 pF VCC = 5.0V (Note); TA = 25°C, FCLK = 1 MHz 2
Read operating current ICC 400 uA VCC = 5.5V, SCL = 400 kHz 2
Write operating current ICC 3 mA VCC = 5.5V 2
Standby current ICCS 1.5 uA TA = -40°C to +85°C; SCL = SDA = VCC = 5.5V; A0, A1, A2, WP = VSS 2
Standby current ICCS 1 uA TA = -40°C to +85°C; SCL = SDA = VCC = 3.6V; A0, A1, A2, WP = VSS 2
Clock frequency FCLK 400 kHz 1.7V <= VCC <= 2.5V, 24FC256 3
Clock frequency FCLK 1000 kHz 2.5V <= VCC <= 5.5V, 24FC256 3
Clock high time THIGH 600 ns 1.7V <= VCC <= 2.5V, 24FC256 3
Clock high time THIGH 500 ns 2.5V <= VCC <= 5.5V, 24FC256 3
Clock low time TLOW 1300 ns 1.7V <= VCC <= 2.5V, 24FC256 3
Clock low time TLOW 500 ns 2.5V <= VCC <= 5.5V, 24FC256 3
SDA and SCL rise time TR 300 ns 1.7V <= VCC <= 5.5V, 24FC256 (Note 1) 3
SDA and SCL fall time TF 100 ns 1.7V <= VCC <= 5.5V, 24FC256 (Note 1) 3
Start condition hold time THD:STA 600 ns 1.7V <= VCC <= 2.5V, 24FC256 3
Start condition hold time THD:STA 250 ns 2.5V <= VCC <= 5.5V, 24FC256 3
Start condition setup time TSU:STA 600 ns 1.7V <= VCC <= 2.5V, 24FC256 3
Start condition setup time TSU:STA 250 ns 2.5V <= VCC <= 5.5V, 24FC256 3
Data input hold time THD:DAT 0 ns (Note 2) 3
Data input setup time TSU:DAT 100 ns 1.7V <= VCC <= 5.5V, 24FC256 3
Stop condition setup time TSU:STO 600 ns 1.7V <= VCC <= 2.5V, 24FC256 3
Stop condition setup time TSU:STO 250 ns 2.5V <= VCC <= 5.5V, 24FC256 3
WP setup time TSU:WP 600 ns 1.7V <= VCC <= 5.5V, 24FC256 3
WP hold time THD:WP 1300 ns 1.7V <= VCC <= 5.5V, 24FC256 3
Output valid from clock TAA 900 ns 1.7V <= VCC <= 2.5V, 24FC256 (Note 2) 4
Output valid from clock TAA 400 ns 2.5V <= VCC <= 5.5V, 24FC256 (Note 2) 4
Bus free time TBUF 1300 ns 1.7V <= VCC <= 2.5V, 24FC256 4
Bus free time TBUF 500 ns 2.5V <= VCC <= 5.5V, 24FC256 4
Write cycle time (byte or page) TWC 5 ms 4
Endurance 1e+06 cycles Page mode, 25°C, 5.5V (Note 4) 4

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
contacts tin Package: P = Plastic DIP (300 mil body), 8-lead SN = Plastic SOIC (3.90 mm body), 8-lead 39

CAD (KiCad official)

  • Symbol: 24FC256T-I
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: 24fc256t-i-etched.step / 24fc256t-i-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); 24fc256t-i.step / 24fc256t-i.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Microchip Tech datasheet (42 pp, sha256 baed9ce6a87b8033, retrieved 2026-10-27, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF