main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 3d ago
viewers 24c32-hxy: viewers · Ray 3d ago
24c32-hxy-etched.glb Publish 0.1.0 · Ray 3d ago
24c32-hxy-etched.step 24c32-hxy: factory component page (tier=lcsc) · Ray 3d ago
24c32-hxy-hero.glb 24c32-hxy: hero GLB from the etched model (keeps the MPN mark) · Ray 3d ago
24c32-hxy-hero.overlay.json Publish 0.1.0 · Ray 3d ago
24c32-hxy.glb Publish 0.1.0 · Ray 3d ago
24c32-hxy.kicad_mod Publish 0.1.0 · Ray 3d ago
24c32-hxy.kicad_sym Publish 0.1.0 · Ray 3d ago
24c32-hxy.lbr Publish 0.1.0 · Ray 3d ago
24c32-hxy.step Publish 0.1.0 · Ray 3d ago
package.json Publish 0.1.0 · Ray 3d ago
page.json Set visibility: public · Ray 3d ago
README.md Publish 0.1.0 · Ray 3d ago

24C32-HXY

HXY MOSFET · EEPROM · SOP-8

24C32-HXY from HXY MOSFET, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 A0 input Device address input that is hardwired to VIH or VIL to match the chip-select bits; if left unconnected it is read as VIL, but the datasheet recommends always tying it to a known state (10kΩ or less if a resistor is used).
2 A1 input Device address input that is hardwired to VIH or VIL to match the chip-select bits; if left unconnected it is read as VIL, but the datasheet recommends always tying it to a known state (10kΩ or less if a resistor is used).
3 A2 input Device address input that is hardwired to VIH or VIL to match the chip-select bits; if left unconnected it is read as VIL, but the datasheet recommends always tying it to a known state (10kΩ or less if a resistor is used).
4 GND power_in Ground.
5 SDA bidirectional Serial data input / open-drain output that can be wired-OR with other open-drain devices and is normally pulled high by an external resistor.
6 SCL input Serial clock input where the rising edge latches data into the EEPROM and the falling edge clocks data out.
7 WP input Write protect input that disables all programming when connected to VIH or VCC and allows programming when left unconnected or at VIL; reads are not affected.
8 VCC power_in Power supply, 1.8V to 5.5V, with a decoupling capacitor of at least 10nF recommended at the VCC pad.

Key specifications

Parameter Value
Manufacturer HXY MOSFET
Package SOP-8
Category Memory
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply read current ICC1 0.4 1 mA VCC @ 5.0V SCL = 400 kHz 11
Supply write current ICC2 2 3 mA VCC @ 5.0V SCL = 400 kHz 11
Supply current ISB1 1 µA VCC @ 1.8V, VIN = VCC or VSS 11
Input leakage current IIL 3 µA VIN = VCC or VSS 11
Output leakage current ILO 3 µA VIN = VCC or VSS 11
Input low level VIL -0.6 V 11
Output low level VOL2 0.4 V VCC @ 3.0V, IOL = 2.1 mA 11
Output low level VOL1 0.2 V VCC @ 1.8V, IOL = 0.15 mA 11
24C××A supply VCC VCC1 1.8 5.5 V 11
Clock frequency, SCL fSCL 400 kHz VCC 1.8V 10
Clock frequency, SCL fSCL 1000 kHz VCC 2.5V-5.5V 10
Clock pulse width low tLOW 1.3 µs VCC 1.8V 10
Clock pulse width low tLOW 0.4 µs VCC 2.5V-5.5V 10
Clock pulse width high tHIGH 0.6 µs VCC 1.8V 10
Clock pulse width high tHIGH 0.4 µs VCC 2.5V-5.5V 10
Noise suppression time tI 50 ns VCC 1.8V 10
Clock low to data out valid tAA 0.2 0.9 µs VCC 1.8V 10
Clock low to data out valid tAA 0.2 0.55 µs VCC 2.5V-5.5V 10
Time the bus must be free before a new transmission can start tBUF 1.3 µs VCC 1.8V 10
Time the bus must be free before a new transmission can start tBUF 0.5 µs VCC 2.5V-5.5V 10
START hold time tHD.STA 0.6 µs VCC 1.8V 10
START hold time tHD.STA 0.25 µs VCC 2.5V-5.5V 10
START set-up time tSU.STA 0.6 µs VCC 1.8V 10
START set-up time tSU.STA 0.25 µs VCC 2.5V-5.5V 10
Data in hold time tHD.DAT 0 µs VCC 1.8V 10
Data in set-up time tSU.DAT 100 ns VCC 1.8V 10
Input rise time tR 300 ns VCC 1.8V 10
Input fall time tF 300 ns VCC 1.8V 10
STOP set-up time tSU.STO 0.6 µs VCC 1.8V 10
STOP set-up time tSU.STO 0.25 µs VCC 2.5V-5.5V 10
Data out hold time tDH 50 ns VCC 1.8V 10
Vcc slew rate at power up tPWR,R 0.1 50 V/ms VCC 1.8V 10
Time required after VCC is stable before the device can accept commands tPUP 100 µs VCC 1.8V 10
Minimum time at Vcc=0V between power cycles tPOFF 500 ms VCC 1.8V 10
Write cycle time tWR 5 ms VCC 1.8V 10
Endurance 1e+06 cycles 25 oC, Page Mode, 3.3V Write Cycle 10
Operating temperature (industrial) -40 85 ℃ 2
Storage temperature -50 125 ℃ 2
Input voltage on any pin relative to ground -0.3 V 2
Maximum voltage 8 V 2
ESD protection on all pins 2000 V 2

CAD (KiCad official)

  • Symbol: 24C32-HXY
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: 24c32-hxy-etched.step / 24c32-hxy-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); 24c32-hxy.step / 24c32-hxy.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: HXY MOSFET datasheet (19 pp, sha256 1eec8dd0ab387d13, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF