component

24C08BN

Public Made by Adom

by adom

XBLW EEPROM, SOP-8. Datasheet-verified pinout, KiCad symbol/footprint/3D.

componentmemory24c08bn
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

Datasheet

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

24C08BN

XBLW · EEPROM · SOP-8

24C08BN from XBLW, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 NC unconnected No connect. Not internally bonded; leave floating or tie to GND.
2 NC unconnected No connect. Not internally bonded; leave floating or tie to GND.
3 A2 input Device address input (chip select). Hard-wire to VCC or GND to set the 5th bit of the 7-bit I2C device address, allowing up to two 24C08 devices on the same bus. Recommend a known state via <=10 kOhm pull-up/pull-down; internally recognized as VIL if left floating.
4 GND power_in Ground reference (0 V) for the device.
5 SDA bidirectional Serial data line for the 2-wire I2C bus. Open-drain output that can be wire-OR'd with other open-drain devices; requires an external pull-up resistor to VCC.
6 SCL input Serial clock input. Rising edge latches data into the EEPROM; falling edge clocks data out. Supports 1 MHz (2.5-5V) / 400 kHz (1.8V) operation.
7 WP input Write Protect. Tie to VCC (VIH) to inhibit all program/erase operations to the array; tie to GND (VIL) or leave floating to allow writes. Read operations are unaffected. Recommend a known state via <=10 kOhm pull-up/pull-down.
8 VCC power_in Supply voltage, 1.8 V to 5.5 V. Standby current <1 uA. Decouple with a 100 nF capacitor to GND close to the pin.

Key specifications

Parameter Value
Manufacturer XBLW
Package SOP-8
Category Memory
Pins 8

Ordering variants

  • 24C08BN
  • 24C08BNN
  • 24C08BNMN
  • 24C08BNTN
  • 24C08BNDN
  • 24C08BND6
  • 24C08BNS

CAD (KiCad official)

  • Symbol: 24C08BN
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: 24c08bn-etched.step / 24c08bn-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); 24c08bn.step / 24c08bn.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: XBLW datasheet (20 pp, sha256 8997dd568dc6a04c, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF