component
24AA64
Public Made by Adomby adom
Microchip Tech Pre-ordered MCUs, PDIP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
24AA64
Microchip Tech · Pre-ordered MCUs · PDIP-8
24AA64 from Microchip Tech, in a PDIP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | A0 | input | Chip address input compared with the client address bit; must be tied to VCC or VSS for multi-device (up to eight) operation. |
| 2 | A1 | input | Chip address input compared with the client address bit; must be tied to VCC or VSS for multi-device (up to eight) operation. |
| 3 | A2 | input | Chip address input compared with the client address bit; must be tied to VCC or VSS for multi-device (up to eight) operation. |
| 4 | VSS | power_in | Ground. |
| 5 | SDA | bidirectional | Open-drain serial address/data I/O that needs a pull-up to VCC (typical 10 kΩ for 100 kHz, 2 kΩ for 400 kHz and 1 MHz). |
| 6 | SCL | input | Serial clock input that synchronizes data transfer to and from the device. |
| 7 | WP | input | Write-protect input that must be tied to VSS (writes enabled) or VCC (writes inhibited, reads unaffected). |
| 8 | VCC | power_in | Power supply; 1.7V to 5.5V for 24AA64. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Microchip Tech |
| Package | PDIP-8 |
| Category | Embedded Processors & Controllers |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| High-Level Input Voltage | VIH | 0.7 | V | x VCC | 3 | ||
| Low-Level Input Voltage | VIL | 0.3 | V | x VCC, VCC ≥ 2.5V | 3 | ||
| Low-Level Input Voltage | VIL | 0.2 | V | x VCC, VCC < 2.5V | 3 | ||
| Hysteresis of Schmitt Trigger Inputs (SDA, SCL) | VHYS | 0.05 | V | x VCC, VCC ≥ 2.5V (Note 1) | 3 | ||
| Low-Level Output Voltage | VOL | 0.4 | V | IOL = 3.0 mA @ VCC = 4.5V | 3 | ||
| Input Leakage Current | ILI | -1 | 1 | µA | VIN = VSS or VCC, WP = VSS | 3 | |
| Output Leakage Current | ILO | -1 | 1 | µA | VOUT = VSS or VCC | 3 | |
| Pin Capacitance (all inputs/outputs) | CIN, COUT | 10 | pF | VCC = 5.0V, TA = 25°C, FCLK = 1 MHz (Note 1) | 3 | ||
| Write Operating Current | ICC Write | 0.1 | 3 | mA | VCC = 5.5V, SCL = 400 kHz | 3 | |
| Read Operating Current | ICC Read | 0.05 | 400 | µA | VCC = 5.5V, SCL = 400 kHz | 3 | |
| Standby Current (I-Temp) | ICCS | 0.01 | 1 | µA | SDA = SCL = VCC, A0, A1, A2, WP = VSS, I-Temp. | 3 | |
| Standby Current (E-Temp) | ICCS | 5 | µA | SDA = SCL = VCC, A0, A1, A2, WP = VSS, E-Temp. | 3 | ||
| Clock Frequency | FCLK | 100 | kHz | 1.7V ≤ VCC < 2.5V | 4 | ||
| Clock Frequency | FCLK | 400 | kHz | 2.5V ≤ VCC ≤ 5.5V | 4 | ||
| Clock High Time | THIGH | 4000 | ns | 1.7V ≤ VCC < 2.5V | 4 | ||
| Clock High Time | THIGH | 600 | ns | 2.5V ≤ VCC ≤ 5.5V | 4 | ||
| Clock Low Time | TLOW | 4700 | ns | 1.7V ≤ VCC < 2.5V | 4 | ||
| Clock Low Time | TLOW | 1300 | ns | 2.5V ≤ VCC ≤ 5.5V | 4 | ||
| SDA and SCL Rise Time | TR | 1000 | ns | 1.7V ≤ VCC < 2.5V (Note 1) | 4 | ||
| SDA and SCL Rise Time | TR | 300 | ns | 2.5V ≤ VCC ≤ 5.5V (Note 1) | 4 | ||
| SDA and SCL Fall Time | TF | 300 | ns | 24AA64 and 24LC64 (Note 1) | 4 | ||
| Start Condition Hold Time | THD:STA | 4000 | ns | 1.7V ≤ VCC < 2.5V | 4 | ||
| Start Condition Hold Time | THD:STA | 600 | ns | 2.5V ≤ VCC ≤ 5.5V | 4 | ||
| Start Condition Setup Time | TSU:STA | 4700 | ns | 1.7V ≤ VCC < 2.5V | 4 | ||
| Start Condition Setup Time | TSU:STA | 600 | ns | 2.5V ≤ VCC ≤ 5.5V | 4 | ||
| Data Input Hold Time | THD:DAT | 0 | ns | Note 2 | 4 | ||
| Data Input Setup Time | TSU:DAT | 250 | ns | 1.7V ≤ VCC < 2.5V | 4 | ||
| Data Input Setup Time | TSU:DAT | 100 | ns | 2.5V ≤ VCC ≤ 5.5V | 4 | ||
| Stop Condition Setup Time | TSU:STO | 4000 | ns | 1.7V ≤ VCC < 2.5V | 4 | ||
| Stop Condition Setup Time | TSU:STO | 600 | ns | 2.5V ≤ VCC ≤ 5.5V | 4 | ||
| WP Setup Time | TSU:WP | 4000 | ns | 1.7V ≤ VCC < 2.5V | 5 | ||
| WP Setup Time | TSU:WP | 600 | ns | 2.5V ≤ VCC ≤ 5.5V | 5 | ||
| WP Hold Time | THD:WP | 4700 | ns | 1.7V ≤ VCC < 2.5V | 5 | ||
| WP Hold Time | THD:WP | 1300 | ns | 2.5V ≤ VCC ≤ 5.5V | 5 | ||
| Output Valid from Clock | TAA | 3500 | ns | 1.7V ≤ VCC < 2.5V (Note 2) | 5 | ||
| Output Valid from Clock | TAA | 900 | ns | 2.5V ≤ VCC ≤ 5.5V (Note 2) | 5 | ||
| Bus Free Time | TBUF | 4700 | ns | 1.7V ≤ VCC < 2.5V | 5 | ||
| Bus Free Time | TBUF | 1300 | ns | 2.5V ≤ VCC ≤ 5.5V | 5 | ||
| Output Fall Time from VIH Minimum to VIL Maximum | TOF | 250 | ns | CB ≤ 100 pF, 24AA64 and 24LC64 (Note 1); min 10 + 0.1CB | 5 | ||
| Input Filter Spike Suppression (SDA and SCL) | TSP | 50 | ns | 24AA64 and 24LC64 (Note 1 and Note 3) | 5 | ||
| Write Cycle Time (byte or page) | TWC | 5 | ms | 5 | |||
| Endurance | 1e+06 | cycles | +25°C, 5.5V, Page Mode (Note 4) | 5 | |||
| Storage temperature | -65 | 150 | °C | 3 | |||
| Ambient temperature with power applied | -40 | 125 | °C | 3 | |||
| ESD protection on all pins | 4 | kV | ≥ 4 kV | 3 | |||
| Operating supply voltage | VCC | 1.7 | 5.5 | V | 24AA64 | 1 | |
| Operating temperature, Industrial (I) | TA | -40 | 85 | °C | 3 | ||
| Operating temperature, Extended (E) | TA | -40 | 125 | °C | 3 |
Materials and finish
As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).
| Part | Material | Colour / plating | Datasheet says | Page |
|---|---|---|---|---|
| contacts | tin | 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC] A A2 | 31 |
CAD (KiCad official)
- Symbol:
24AA64 - Footprint:
Package_DIP:DIP-8_W7.62mm - 3D model: PDIP-8 (KiCad packages3D, STEP)
- 3D model files:
24aa64-etched.step/24aa64-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);24aa64.step/24aa64.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Microchip Tech datasheet (51 pp, sha256
1bb1ee70bd266828, retrieved 2026-10-30, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).
# 24AA64
**Microchip Tech** · Pre-ordered MCUs · PDIP-8
24AA64 from Microchip Tech, in a PDIP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
## Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | A0 | input | Chip address input compared with the client address bit; must be tied to VCC or VSS for multi-device (up to eight) operation. |
| 2 | A1 | input | Chip address input compared with the client address bit; must be tied to VCC or VSS for multi-device (up to eight) operation. |
| 3 | A2 | input | Chip address input compared with the client address bit; must be tied to VCC or VSS for multi-device (up to eight) operation. |
| 4 | VSS | power_in | Ground. |
| 5 | SDA | bidirectional | Open-drain serial address/data I/O that needs a pull-up to VCC (typical 10 kΩ for 100 kHz, 2 kΩ for 400 kHz and 1 MHz). |
| 6 | SCL | input | Serial clock input that synchronizes data transfer to and from the device. |
| 7 | WP | input | Write-protect input that must be tied to VSS (writes enabled) or VCC (writes inhibited, reads unaffected). |
| 8 | VCC | power_in | Power supply; 1.7V to 5.5V for 24AA64. |
## Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Microchip Tech |
| Package | PDIP-8 |
| Category | Embedded Processors & Controllers |
| Pins | 8 |
## Electrical characteristics
Limits as printed in the datasheet (page.json `metadata.characteristics` carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| High-Level Input Voltage | VIH | 0.7 | | | V | x VCC | 3 |
| Low-Level Input Voltage | VIL | | | 0.3 | V | x VCC, VCC ≥ 2.5V | 3 |
| Low-Level Input Voltage | VIL | | | 0.2 | V | x VCC, VCC < 2.5V | 3 |
| Hysteresis of Schmitt Trigger Inputs (SDA, SCL) | VHYS | 0.05 | | | V | x VCC, VCC ≥ 2.5V (Note 1) | 3 |
| Low-Level Output Voltage | VOL | | | 0.4 | V | IOL = 3.0 mA @ VCC = 4.5V | 3 |
| Input Leakage Current | ILI | -1 | | 1 | µA | VIN = VSS or VCC, WP = VSS | 3 |
| Output Leakage Current | ILO | -1 | | 1 | µA | VOUT = VSS or VCC | 3 |
| Pin Capacitance (all inputs/outputs) | CIN, COUT | | | 10 | pF | VCC = 5.0V, TA = 25°C, FCLK = 1 MHz (Note 1) | 3 |
| Write Operating Current | ICC Write | | 0.1 | 3 | mA | VCC = 5.5V, SCL = 400 kHz | 3 |
| Read Operating Current | ICC Read | | 0.05 | 400 | µA | VCC = 5.5V, SCL = 400 kHz | 3 |
| Standby Current (I-Temp) | ICCS | | 0.01 | 1 | µA | SDA = SCL = VCC, A0, A1, A2, WP = VSS, I-Temp. | 3 |
| Standby Current (E-Temp) | ICCS | | | 5 | µA | SDA = SCL = VCC, A0, A1, A2, WP = VSS, E-Temp. | 3 |
| Clock Frequency | FCLK | | | 100 | kHz | 1.7V ≤ VCC < 2.5V | 4 |
| Clock Frequency | FCLK | | | 400 | kHz | 2.5V ≤ VCC ≤ 5.5V | 4 |
| Clock High Time | THIGH | 4000 | | | ns | 1.7V ≤ VCC < 2.5V | 4 |
| Clock High Time | THIGH | 600 | | | ns | 2.5V ≤ VCC ≤ 5.5V | 4 |
| Clock Low Time | TLOW | 4700 | | | ns | 1.7V ≤ VCC < 2.5V | 4 |
| Clock Low Time | TLOW | 1300 | | | ns | 2.5V ≤ VCC ≤ 5.5V | 4 |
| SDA and SCL Rise Time | TR | | | 1000 | ns | 1.7V ≤ VCC < 2.5V (Note 1) | 4 |
| SDA and SCL Rise Time | TR | | | 300 | ns | 2.5V ≤ VCC ≤ 5.5V (Note 1) | 4 |
| SDA and SCL Fall Time | TF | | | 300 | ns | 24AA64 and 24LC64 (Note 1) | 4 |
| Start Condition Hold Time | THD:STA | 4000 | | | ns | 1.7V ≤ VCC < 2.5V | 4 |
| Start Condition Hold Time | THD:STA | 600 | | | ns | 2.5V ≤ VCC ≤ 5.5V | 4 |
| Start Condition Setup Time | TSU:STA | 4700 | | | ns | 1.7V ≤ VCC < 2.5V | 4 |
| Start Condition Setup Time | TSU:STA | 600 | | | ns | 2.5V ≤ VCC ≤ 5.5V | 4 |
| Data Input Hold Time | THD:DAT | 0 | | | ns | Note 2 | 4 |
| Data Input Setup Time | TSU:DAT | 250 | | | ns | 1.7V ≤ VCC < 2.5V | 4 |
| Data Input Setup Time | TSU:DAT | 100 | | | ns | 2.5V ≤ VCC ≤ 5.5V | 4 |
| Stop Condition Setup Time | TSU:STO | 4000 | | | ns | 1.7V ≤ VCC < 2.5V | 4 |
| Stop Condition Setup Time | TSU:STO | 600 | | | ns | 2.5V ≤ VCC ≤ 5.5V | 4 |
| WP Setup Time | TSU:WP | 4000 | | | ns | 1.7V ≤ VCC < 2.5V | 5 |
| WP Setup Time | TSU:WP | 600 | | | ns | 2.5V ≤ VCC ≤ 5.5V | 5 |
| WP Hold Time | THD:WP | 4700 | | | ns | 1.7V ≤ VCC < 2.5V | 5 |
| WP Hold Time | THD:WP | 1300 | | | ns | 2.5V ≤ VCC ≤ 5.5V | 5 |
| Output Valid from Clock | TAA | | | 3500 | ns | 1.7V ≤ VCC < 2.5V (Note 2) | 5 |
| Output Valid from Clock | TAA | | | 900 | ns | 2.5V ≤ VCC ≤ 5.5V (Note 2) | 5 |
| Bus Free Time | TBUF | 4700 | | | ns | 1.7V ≤ VCC < 2.5V | 5 |
| Bus Free Time | TBUF | 1300 | | | ns | 2.5V ≤ VCC ≤ 5.5V | 5 |
| Output Fall Time from VIH Minimum to VIL Maximum | TOF | | | 250 | ns | CB ≤ 100 pF, 24AA64 and 24LC64 (Note 1); min 10 + 0.1CB | 5 |
| Input Filter Spike Suppression (SDA and SCL) | TSP | | | 50 | ns | 24AA64 and 24LC64 (Note 1 and Note 3) | 5 |
| Write Cycle Time (byte or page) | TWC | | | 5 | ms | | 5 |
| Endurance | | 1e+06 | | | cycles | +25°C, 5.5V, Page Mode (Note 4) | 5 |
| Storage temperature | | -65 | | 150 | °C | | 3 |
| Ambient temperature with power applied | | -40 | | 125 | °C | | 3 |
| ESD protection on all pins | | 4 | | | kV | ≥ 4 kV | 3 |
| Operating supply voltage | VCC | 1.7 | | 5.5 | V | 24AA64 | 1 |
| Operating temperature, Industrial (I) | TA | -40 | | 85 | °C | | 3 |
| Operating temperature, Extended (E) | TA | -40 | | 125 | °C | | 3 |
## Materials and finish
As the datasheet states them (page.json `metadata.appearance`; the 3D model's colours follow it).
| Part | Material | Colour / plating | Datasheet says | Page |
|---|---|---|---|---|
| contacts | | tin | 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC] A A2 | 31 |
## CAD (KiCad official)
- Symbol: `24AA64`
- Footprint: `Package_DIP:DIP-8_W7.62mm`
- 3D model: PDIP-8 (KiCad packages3D, STEP)
- 3D model files: `24aa64-etched.step` / `24aa64-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `24aa64.step` / `24aa64.glb` are the bare package body.
## Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- **Datasheet:** [Microchip Tech datasheet](docs/24aa64-datasheet.pdf) (51 pp, sha256 `1bb1ee70bd266828`, retrieved 2026-10-30, tier: manufacturer)
- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-sonnet-5-5` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
- **CAD:** KiCad official libraries (CC-BY-SA 4.0).
[Datasheet PDF](docs/24aa64-datasheet.pdf)