component
20KP17CA
Public Made by Adomby adom
Liown ESD And Surge Protection (TVS/ESD), P600. Unpolarised two-terminal part: the datasheet prints no pin numbers, so pins 1 and 2 follow the library convention, KiCad symbol/footprint/3D.
main
20KP17CA
Liown · ESD And Surge Protection (TVS/ESD) · P600
20KP17CA from Liown, in a P600. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | K | passive | Cathode: the banded/marked end per the datasheet; pad 1 of the KiCad diode footprint. |
| 2 | A | passive | Anode. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Liown |
| Package | P600 |
| Category | Circuit Protection |
| Pins | 2 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Breakdown voltage VB, minimum (20KP17CA, bidirectional) | VB | 18.99 | V | @IT test current = 50 mA | 2 | ||
| Breakdown voltage VB, maximum (20KP17CA, bidirectional) | VB | 21.22 | V | @IT test current = 50 mA | 2 | ||
| Maximum clamping voltage VC (20KP17CA) | VC | 31 | V | @IPP peak pulse current = 645.1 A | 2 | ||
| Peak pulse power dissipation at 10/1000μs waveform | PPPM | 20000 | W | 10/1000μs waveform (Note1, Note2, Fig.1) | 1 | ||
| Steady state power dissipation | PM(AV) | 8 | W | TL=75℃ (Fig.5) | 1 | ||
| Peak forward surge current, 8.3ms single half sine-wave | IFSM | 400 | A | 8.3ms single half sine-wave superimposed on rated load, JEDEC Method (Note3, Fig.6) | 1 | ||
| Operating junction and storage temperature range | TJ, TSTG | -55 | 150 | ℃ | 1 | ||
| Typical thermal resistance junction to lead | RθJL | 8 | ℃/W | 1 | |||
| Typical thermal resistance junction to ambient | RθJA | 40 | ℃/W | 1 |
CAD (KiCad official)
- Symbol:
20KP17CA - Footprint:
Diode_THT:D_P600_R-6_P20.00mm_Horizontal - 3D model: P600 (KiCad packages3D, STEP)
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Liown datasheet (6 pp, sha256
7b837f03583a74ae, retrieved 2026-10-16, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins, primarycathode-band convention(convention), consensusoff(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).
# 20KP17CA
**Liown** · ESD And Surge Protection (TVS/ESD) · P600
20KP17CA from Liown, in a P600. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
## Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | K | passive | Cathode: the banded/marked end per the datasheet; pad 1 of the KiCad diode footprint. |
| 2 | A | passive | Anode. |
## Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Liown |
| Package | P600 |
| Category | Circuit Protection |
| Pins | 2 |
## Electrical characteristics
Limits as printed in the datasheet (page.json `metadata.characteristics` carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Breakdown voltage VB, minimum (20KP17CA, bidirectional) | VB | 18.99 | | | V | @IT test current = 50 mA | 2 |
| Breakdown voltage VB, maximum (20KP17CA, bidirectional) | VB | | | 21.22 | V | @IT test current = 50 mA | 2 |
| Maximum clamping voltage VC (20KP17CA) | VC | | | 31 | V | @IPP peak pulse current = 645.1 A | 2 |
| Peak pulse power dissipation at 10/1000μs waveform | PPPM | | | 20000 | W | 10/1000μs waveform (Note1, Note2, Fig.1) | 1 |
| Steady state power dissipation | PM(AV) | | | 8 | W | TL=75℃ (Fig.5) | 1 |
| Peak forward surge current, 8.3ms single half sine-wave | IFSM | | | 400 | A | 8.3ms single half sine-wave superimposed on rated load, JEDEC Method (Note3, Fig.6) | 1 |
| Operating junction and storage temperature range | TJ, TSTG | -55 | | 150 | ℃ | | 1 |
| Typical thermal resistance junction to lead | RθJL | | 8 | | ℃/W | | 1 |
| Typical thermal resistance junction to ambient | RθJA | | 40 | | ℃/W | | 1 |
## CAD (KiCad official)
- Symbol: `20KP17CA`
- Footprint: `Diode_THT:D_P600_R-6_P20.00mm_Horizontal`
- 3D model: P600 (KiCad packages3D, STEP)
## Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- **Datasheet:** [Liown datasheet](https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8603047404513996800) (6 pp, sha256 `7b837f03583a74ae`, retrieved 2026-10-16, tier: lcsc)
- **Extractor:** parts-factory `2.0.0` / `extract_pins`, primary `cathode-band convention` (convention), consensus `off` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
- **CAD:** KiCad official libraries (CC-BY-SA 4.0).
[Datasheet PDF](docs/20kp17ca-datasheet.pdf)