main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 1d ago
viewers 1ed44171n01bxtsa1: viewers · Ray 1d ago
1ed44171n01bxtsa1-etched.glb Publish 0.1.0 · Ray 1d ago
1ed44171n01bxtsa1-etched.step 1ed44171n01bxtsa1: factory component page (tier=lcsc) · Ray 1d ago
1ed44171n01bxtsa1-hero.glb 1ed44171n01bxtsa1: hero GLB from the etched model (keeps the MPN mark) · Ray 1d ago
1ed44171n01bxtsa1-hero.overlay.json Publish 0.1.0 · Ray 1d ago
1ed44171n01bxtsa1.glb Publish 0.1.0 · Ray 1d ago
1ed44171n01bxtsa1.kicad_mod Publish 0.1.0 · Ray 1d ago
1ed44171n01bxtsa1.kicad_sym Publish 0.1.0 · Ray 1d ago
1ed44171n01bxtsa1.lbr Publish 0.1.0 · Ray 1d ago
1ed44171n01bxtsa1.step Publish 0.1.0 · Ray 1d ago
package.json Publish 0.1.0 · Ray 1d ago
page.json Set visibility: public · Ray 1d ago
README.md Publish 0.1.0 · Ray 1d ago

1ED44171N01BXTSA1

Infineon Technologies · Gate Drivers · SOT-23-5

1ED44171N01BXTSA1 from Infineon Technologies, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 EN/FLT bidirectional Enable, fault reporting and fault clear time program pin: logic high enables I/O operation, it works as a negative-logic open-drain fault output with undervoltage lockout, and an external resistor and capacitor set the fault clear time.
2 COM power_in Ground reference for the device; all voltage parameters are absolute voltages referenced to COM.
3 IN input Logic input for the gate driver output OUT, in phase with the input; the absolute maximum input voltage range is -10 V to VCC+0.3 V.
4 OUT output Gate drive output that drives the external power switch; the absolute maximum output voltage range is -0.3 V to VCC+0.3 V.
5 VCC power_in Supply voltage pin; the recommended fixed supply range is 12.7 V to 20 V, with an absolute maximum of 25 V.

Key specifications

Parameter Value
Manufacturer Infineon Technologies
Package SOT-23-5
Category Motor Driver ICs
Pins 5

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage VCC VCC -0.3 25 V 7
Output voltage (OUT) VO -0.3 V 7
Voltage at enable and fault reporting pin (EN/FLT) VEN/FLT -0.3 V 7
Logic input voltage (IN) VIN -10 V 7
Package power dissipation PG-SOT23-5 PD 0.5 W TA ≤ 25°C 7
Thermal resistance, junction to ambient RthJA 191 °C/W 7
Junction temperature TJ -40 150 °C 7
Storage temperature TS -55 150 °C 7
Lead temperature (soldering, 10 seconds) TL 260 °C soldering, 10 seconds 7
Fixed supply voltage VCC 12.7 20 V 7
Voltage at enable and fault reporting pin (EN/FLT) VEN/FLT 0 V 7
Logic input voltage (IN) VIN -5 V 7
Ambient temperature TA -40 125 °C 7
VCC supply undervoltage positive going threshold VCCUV+ 11.2 11.9 12.7 V VCC = 15 V, TA = 25°C 8
VCC supply undervoltage negative going threshold VCCUV- 10.3 11 11.8 V VCC = 15 V, TA = 25°C 8
Logic 0 input voltage (OUT = LO) VINL 0.8 1 1.2 V VCC = 15 V, TA = 25°C 8
Logic 1 input voltage (OUT = HI) VINH 1.9 2.1 2.3 V VCC = 15 V, TA = 25°C 8
Logic 0 disable voltage VENL 0.8 1 1.2 V VCC = 15 V, TA = 25°C 8
Logic 1 enable voltage VENH 1.9 2.1 2.3 V VCC = 15 V, TA = 25°C 8
High level output voltage, VCC - VOUT VOH 0.02 0.1 V IO = 2 mA 8
Low level output voltage, VOUT VOL 0.02 0.1 V IO = 2 mA 8
Logic 1 input bias current, IN pin IIN+ 35 50 70 µA VIN = 5 V 8
Logic 0 input bias current, IN pin IIN- -10 -6 µA VIN = 0 V 8
Quiescent VCC supply current IQCC 700 1200 µA VIN = 0 V or 5 V 8
Output sourcing short circuit pulsed current IO+ 2 2.6 A VO = 0 V, PW ≤ 2 µs 8
Output sinking short circuit pulsed current IO- 2 2.6 A VO = 15 V, PW ≤ 2 µs 8
EN/FLT pull down sinking current IFLT 18 mA VEN/FLT = 0.4 V 8
Active shut down voltage VACTSD 2 2.3 V VCC = open, IOUT-/IO- = 0.1 8
Turn-on propagation delay ton 50 75 ns Figure 6; VIN pulse = 5 V 8
Turn-off propagation delay toff 50 75 ns Figure 6; VIN pulse = 5 V 8
Disable propagation delay tDISA 50 75 ns Figure 11; VEN pulse = 5 V 8
FAULT clear time tFLTC 80 103 130 µs Figure 8; VCC = 3.3 V; RFLTC = 1MΩ to Vdd; CFLTC = 150pF to COM 8

CAD (KiCad official)

  • Symbol: 1ED44171N01BXTSA1
  • Footprint: Package_TO_SOT_SMD:SOT-23-5
  • 3D model: SOT-23-5 (KiCad packages3D, STEP)
  • 3D model files: 1ed44171n01bxtsa1-etched.step / 1ed44171n01bxtsa1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); 1ed44171n01bxtsa1.step / 1ed44171n01bxtsa1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Infineon Technologies datasheet (18 pp, sha256 3ed842eeb9f26c54, retrieved 2026-10-21, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF