component
π122E30Q
Public Made by Adomby adom
2Pai Semi Digital Isolators, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192
{
"slug": "122e30q",
"version": "0.1.0",
"type": "component",
"description": "2Pai Semi Digital Isolators, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
"tags": [
"component",
"signal isolation devices",
"π122e30q",
"factory-2.0.0",
"extractor-text"
],
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"122e30q.kicad_sym",
"122e30q.kicad_mod",
"122e30q.glb",
"122e30q.step",
"122e30q.lbr",
"docs/hero.png",
"docs/122e30q-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html",
"122e30q-hero.glb",
"122e30q-hero.overlay.json",
"122e30q-etched.glb"
],
"component": {
"mpn": "π122E30Q",
"manufacturer": "2Pai Semi",
"package": "SOIC-8",
"pin_count": 8,
"category": "Signal Isolation Devices",
"subcategory": "Digital Isolators",
"datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8602987080267931648",
"parts": {
"symbol": "122e30q.kicad_sym",
"footprint": "122e30q.kicad_mod",
"model_3d": "122e30q-hero.glb",
"model_3d_plain": "122e30q-etched.glb",
"model_3d_step": "122e30q-etched.step",
"model_3d_step_plain": "122e30q.step",
"lbr": "122e30q.lbr"
},
"distributor_links": {
"lcsc": "C6807835"
},
"distributor_check": {
"checked_at": "2026-10-18T20:48:14Z",
"source": "Component Ocean /api/assign-pns",
"digikey": {
"pn": null,
"status": "quota"
},
"mouser": {
"pn": null,
"status": "quota"
}
},
"pins": [
{
"number": "1",
"name": "VDD1",
"type": "power_in",
"description": "Supply voltage for isolator side 1, specified at 3 V to 5.5 V in the recommended operating conditions, with side-1 undervoltage lockout rising at 2.45 to 2.95 V."
},
{
"number": "2",
"name": "VOA",
"type": "output",
"description": "Logic output A on the side-2 supply, with VOH of VDDx − 0.1 V at −20 µA and VOL of 0.1 V max at 2 mA, and a rated output current of −6 mA to 6 mA."
},
{
"number": "3",
"name": "VIB",
"type": "input",
"description": "Logic input B on the side-1 supply, with VIH of 0.7×VDDx1 min and VIL of 0.3×VDDx1 max, and fail-safe default output Low for this ordering option."
},
{
"number": "4",
"name": "GND1",
"type": "power_in",
"description": "Ground reference for isolator side 1 (VDD1 side)."
},
{
"number": "5",
"name": "GND2",
"type": "power_in",
"description": "Ground reference for isolator side 2 (VDD2 side)."
},
{
"number": "6",
"name": "VOB",
"type": "output",
"description": "Logic output B on the side-2 supply, with VOH of VDDx − 0.1 V at −20 µA and VOL of 0.1 V max at 2 mA, and a rated output current of −6 mA to 6 mA."
},
{
"number": "7",
"name": "VIA",
"type": "input",
"description": "Logic input A on the side-1 supply, with VIH of 0.7×VDDx1 min and VIL of 0.3×VDDx1 max, and fail-safe default output Low for this ordering option."
},
{
"number": "8",
"name": "VDD2",
"type": "power_in",
"description": "Supply voltage for isolator side 2, specified at 3 V to 5.5 V in the recommended operating conditions, with side-2 undervoltage lockout rising at 2.45 to 2.95 V."
}
],
"provenance": {
"extractor": "extract_pins 0.3",
"factory_chain": {
"factory": "2.0.0",
"extractor": "extract_pins 0.3",
"primary_model": "claude-haiku-5-5",
"primary_mode": "text",
"consensus_model": "claude-sonnet-5-5",
"consensus": "agreed",
"guards": "pin_guards 0.1: passed",
"guard_notes": [
"extractor flagged: The MPN π122E30Q is listed in the Ordering Guide (Table 21) as NB SOIC-8, 1 input on VDD1 side, 1 in; Pinout was taken from Table 3 (text). The Figure 5 pin configuration drawing is not in the extracted; The datasheet's Table 8 and Table 12 ranges are shared across VDDx and the VDD1/VDD2 undervoltage th"
],
"pages_sent": 18,
"cost_usd": 0.1059,
"at": "2026-10-18T20:45:55"
},
"datasheet": {
"url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8602987080267931648",
"pages": 18,
"sha256": "46f1f75769a4de29",
"source_tier": "lcsc"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 8,
"described": 8,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"models_3d": [
{
"file": "122e30q.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6.0,
4.9,
1.75
],
"zmin_mm": -0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "07f46cff378d30e6c27dfd5a03092c795323f86d91c71fc7e743f4f418dc553a",
"checked": "2026-10-18",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "122e30q-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6.0,
4.9,
1.75
],
"zmin_mm": -0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "4757695e213ea9801053008a09d08173538d818b58506f0c82ab1ce9ac2eed3d",
"checked": "2026-10-18",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
]
}
}