component
XL07Z
Public Made by Adomby adom
XINLUDA Precision OpAmps, SOP-8. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Contents
README
markdownXL07Z
XINLUDA · Precision OpAmps · SOP-8
XL07Z from XINLUDA, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | OFFSET N1 | input | External input offset voltage adjustment (null) pin. Connect a potentiometer (typically 20 kΩ) between OFFSET N1 (pin 1) and OFFSET N2 (pin 8) with wiper to V+ to trim residual input offset voltage. Offset adjustment range is typically ±4 mV with a 20 kΩ pot. |
| 2 | IN- | input | Inverting analog input of the op-amp. High input impedance (typ 33 MΩ), low input bias current (typ ±12 nA). Must stay within the common-mode input voltage range (typ ±13 V at ±15 V supply). |
| 3 | IN+ | input | Noninverting analog input of the op-amp. High input impedance (typ 33 MΩ), low input bias current (typ ±12 nA). Must stay within the common-mode input voltage range (typ ±13 V at ±15 V supply). |
| 4 | V- | power_in | Negative supply rail. Total supply span (V+ to V-) is 6 V to 36 V (single supply) or ±3 V to ±18 V (dual supply); absolute maximum ±20 V. Bypass with a 0.1 µF ceramic capacitor to ground close to the pin. |
| 5 | NC | unconnected | No internal connection. Do not connect. May be left floating; tying to a signal is not recommended. |
| 6 | OUT | output | Op-amp output. Typical output voltage swing ±12.8 V into RL = 2 kΩ at ±15 V supply. Slew rate 0.3 V/µs; unity-gain bandwidth 0.4-0.6 MHz. Output can be short-circuited continuously to ground or to V-. |
| 7 | V+ | power_in | Positive supply rail. Total supply span (V+ to V-) is 6 V to 36 V (single supply) or ±3 V to ±18 V (dual supply); absolute maximum ±20 V. Bypass with a 0.1 µF ceramic capacitor to ground close to the pin. |
| 8 | OFFSET N2 | input | External input offset voltage adjustment (null) pin. Connect a potentiometer (typically 20 kΩ) between OFFSET N1 (pin 1) and OFFSET N2 (pin 8) with wiper to V+ to trim residual input offset voltage. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | XINLUDA |
| Package | SOP-8 |
| Category | Op-amp/Cmp |
| Pins | 8 |
Ordering variants
Same part, different packaging or reel option.
XL07ZXL07ZXD07
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Single supply voltage | VS | 40 | V | Single supply | 3 | ||
| Dual supply voltage | VS | -20 | 20 | V | Dual supply (printed ±20) | 3 | |
| Differential input voltage | -28 | 28 | V | Differential voltage, printed ±28 | 3 | ||
| Single-ended input voltage | -20 | 20 | V | Single-ended, printed ±20 | 3 | ||
| Operating junction temperature | TJ | -40 | 85 | °C | 3 | ||
| Storage temperature | Tstg | -55 | 125 | °C | 3 | ||
| Single supply voltage (recommended) | VS | 6 | 36 | V | Single supply | 4 | |
| Dual supply voltage (recommended) | VS | 3 | 18 | V | Dual supply, printed ±3 to ±18 | 4 | |
| Common-mode input voltage (recommended) | VCM | -13 | 13 | V | VS = ±15 V | 4 | |
| Operating ambient temperature | TA | -40 | 85 | °C | 4 | ||
| Input offset voltage | VOS | -150 | 150 | μV | TA = 25°C, VS = ±15 V (XL07Z) | 4 | |
| Input offset voltage over temperature | VOS | -250 | 250 | μV | TA = -40°C to 85°C (XL07Z) | 4 | |
| Input offset voltage drift | dVOS/dT | -2.5 | 2.5 | μV/°C | TA = -40°C to 85°C (XL07Z) | 4 | |
| Long-term drift of input offset voltage | -0.4 | 0.4 | μV/mo | 4 | |||
| Offset adjustment range | -4 | 4 | mV | Rs = 20 kΩ | 4 | ||
| Input bias current | IB | -12 | 12 | nA | TA = 25°C (XL07Z) | 4 | |
| Input bias current over temperature | IB | -14 | 14 | nA | TA = -40°C to 85°C (XL07Z) | 4 | |
| Input bias current drift | -50 | 50 | pA/°C | XL07Z | 4 | ||
| Input offset current | IOS | -6 | 6 | nA | TA = 25°C (XL07Z) | 4 | |
| Input offset current over temperature | IOS | -8 | 8 | nA | TA = -40°C to 85°C (XL07Z) | 4 | |
| Input offset current drift | -50 | 50 | pA/°C | XL07Z | 4 | ||
| Common-mode voltage | VCM | -13 | 14 | V | Printed ±13 (min) and ±14 (typ) at 25°C | 5 | |
| Common-mode voltage over temperature | VCM | -13 | 13.5 | V | TA = -40°C to 85°C | 5 | |
| Common-mode rejection ratio | CMRR | 94 | 110 | dB | VCM = ±13 V (XL07Z) | 5 | |
| Common-mode rejection ratio over temperature | CMRR | 94 | 106 | dB | VCM = ±13 V, TA = -40°C to 85°C (XL07Z) | 5 | |
| Input resistance | rI | 7 | 33 | MΩ | 5 | ||
| Open-loop voltage gain | AOL | 120 | 400 | V/mV | VO = ±10 V (XL07Z) | 5 | |
| Open-loop voltage gain over temperature | AOL | 100 | 400 | V/mV | TA = –40°C to +85°C | 5 | |
| Unity gain bandwidth | 0.4 | 0.6 | MHz | 5 | |||
| Voltage output swing | VOUT | -11.5 | 12.8 | V | 5 | ||
| Voltage output swing over temperature | VOUT | -11 | 12.6 | V | TA = -40°C to 85°C | 5 | |
| Voltage output swing, RL = 10 kΩ | VOUT | -12 | 13 | V | RL = 10 kΩ | 5 | |
| Voltage output swing, RL = 1 kΩ | VOUT | -12 | 12 | V | RL = 1 kΩ | 5 | |
| Power dissipation | PD | 80 | 150 | mW | No load | 5 | |
| Power dissipation at supply ±3 V | PD | 4 | 8 | mW | VS = ±3 V, no load | 5 | |
| Thermal resistance junction-to-ambient (D SOP) | RθJA | 127.6 | °C/W | D (SOP) 8 pins | 4 | ||
| Thermal resistance junction-to-case top (D SOP) | RθJC(top) | 67.1 | °C/W | D (SOP) 8 pins | 4 | ||
| Thermal resistance junction-to-board (D SOP) | RθJB | 71.4 | °C/W | D (SOP) 8 pins | 4 | ||
| Junction-to-top characterization parameter (D SOP) | ψJT | 18.7 | °C/W | D (SOP) 8 pins | 4 | ||
| Junction-to-board characterization parameter (D SOP) | ψJB | 70.6 | °C/W | D (SOP) 8 pins | 4 | ||
| Input voltage noise density | eN | 10.5 | nV/√Hz | f = 10 Hz | 5 | ||
| Input voltage noise density | eN | 10.2 | nV/√Hz | f = 100 Hz | 5 | ||
| Input voltage noise density | eN | 9.8 | nV/√Hz | f = 1 kHz | 5 | ||
| Input voltage noise | eN | 0.38 | μVPP | f = 0.1 Hz to 10 Hz | 5 | ||
| Input current noise | iN | 15 | pApp | f = 0.1 Hz to 10 Hz | 5 | ||
| Input current noise density | iN | 0.35 | pA/√Hz | f = 10 Hz | 5 | ||
| Input current noise density | iN | 0.15 | pA/√Hz | f = 100 Hz | 5 | ||
| Input current noise density | iN | 0.13 | pA/√Hz | f = 1 kHz | 5 | ||
| Slew rate | SR | 0.3 | V/μs | VS = 5 V, RL = 2 kΩ | 5 |
CAD (KiCad official)
- Symbol:
XL07Z - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOP-8 (KiCad packages3D, STEP)
- 3D model files:
xl07z-etched.step/xl07z-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);xl07z.step/xl07z.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: XINLUDA datasheet (12 pp, sha256
dc72ef5efc0adca9, retrieved 2026-08-17, tier: lcsc) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).