component

TX4401

Public Unreviewed

by Ray

XDS DC-DC Converters, ESOP-8. Datasheet-verified pinout, KiCad symbol/footprint/3D.

componentpmictx4401
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗

Symbol & Footprint

Schematic Symbol

Open full view ↗

PCB Footprint

Open full view ↗
Contents

README

markdown

TX4401

XDS · DC-DC Converters · ESOP-8

TX4401 from XDS, in a ESOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 RT input Oscillator frequency programming pin. A resistor from RT to GND sets the internal switching frequency (adjustable 350 kHz to 1.5 MHz). Typical value 60.4 kΩ sets fOSC ≈ 1 MHz per the application circuit.
2 MODE/SYNC input Dual-function mode select and external clock synchronisation input. Drive high to enter the 50μA low-power (light-load) mode; can also be driven with an external clock to synchronise the internal oscillator.
3 SW1 passive Switch node 1. Connects to one terminal of the external buck-boost inductor; internally tied to the SW A (high-side input) and SW B (low-side to GND) power MOSFETs.
4 SW2 passive Switch node 2. Connects to the other terminal of the external buck-boost inductor; internally tied to the SW C (low-side to GND) and SW D (high-side to VOUT) power MOSFETs.
5 GND power_in Device ground. Return for the power MOSFETs and internal control circuitry; connect to the system ground plane.
6 VOUT power_out Regulated output voltage. Range 2.5V-5.5V (per internal block diagram); connect an output filter capacitor (e.g. 22μF) to GND close to the pin.
7 VIN power_in Input supply pin. 2.7V-5.5V for the MSOP-10 variant. Bypass with a low-ESR capacitor of at least 4.7μF as close to the pin as possible. Absolute maximum 6V.
8 EN input Enable / shutdown input. Drive high to enable the converter, drive low to place the device into <1μA shutdown mode.
9 FB input Feedback pin. Regulated to an internal 1.22V reference; connect to the mid-point of the output resistor divider to program VOUT (VOUT = 1.22 × (1 + R1/R2)).
10 VC output Error-amplifier output / loop-compensation node. Connect an external RC network (e.g. 15kΩ + 1.5nF to GND per the application circuit) here to shape the control-loop response.

Key specifications

Parameter Value
Manufacturer XDS
Package ESOP-8
Category PMIC
Pins 10

CAD (KiCad official)

  • Symbol: TX4401
  • Footprint: Package_SO:SOIC-8-1EP_3.9x4.9mm_P1.27mm_EP2.41x3.3mm
  • 3D model: ESOP-8 (KiCad packages3D, STEP)

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: XDS datasheet (7 pp, sha256 3fd3b5b827543a76, retrieved 2026-08-17, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF