TPS3808G33DBVR
Public Unreviewedby Ray
Texas Instruments Supervisor and Reset ICs, SOT-23-6. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Symbol & Footprint
Schematic Symbol
Open full view ↗PCB Footprint
Open full view ↗Datasheet
Open in new tab ↗Contents
README
markdownTPS3808G33DBVR
Texas Instruments · Supervisor and Reset ICs · SOT-23-6
TPS3808G33DBVR from Texas Instruments, in a SOT-23-6. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | RESET | output | Active-low, open-drain RESET output. Driven to a low-impedance state whenever SENSE is below V_IT (3.07 V typ for the G33 option) or MR is low; released to high-Z after the user-programmed reset delay expires. Requires an external pull-up resistor of 10 kΩ to 1 MΩ; the pin may be pulled above V_DD (up to 6.5 V). I_RESET max = 5 mA (absolute max). |
| 2 | GND | power_in | Device ground reference. |
| 3 | MR | input | Active-low manual reset input. Driving MR low (V_IL ≤ 0.3·V_DD) asserts RESET; MR must return above V_IH (≥ 0.7·V_DD) for RESET to release after the delay. Internally pulled up to V_DD through a ~90 kΩ resistor (70-110 kΩ), so the pin may be left unconnected if unused. Minimum input pulse width: 1 μs. |
| 4 | CT | passive | Reset delay-time programming pin. Leave open for the fixed 20 ms delay, tie to V_DD (through 40 kΩ-200 kΩ) for the fixed 300 ms delay, or connect a ground-referenced capacitor ≥ 100 pF to program a user delay from 1.25 ms (100 pF) to 10 s (180 nF). Absolute-max voltage: −0.3 V to V_DD + 0.3 V. |
| 5 | SENSE | input | Voltage-monitor input. Connected internally to a precision comparator (0.5% typ threshold accuracy for V_IT ≤ 3.3 V); when the SENSE voltage drops below V_IT (3.07 V typ on the G33 option), RESET is asserted. Input current is 1.7 μA typ at V_SENSE = 6.5 V. A 1 nF-10 nF bypass to GND is recommended to reduce transient sensitivity. |
| 6 | VDD | power_in | Supply voltage input. Operating range 1.65 V to 6.5 V (1.7-6.5 V over full −40 °C to +125 °C range); I_DD = 2.4 μA typ at V_DD = 3.3 V. A 0.1 μF ceramic bypass capacitor close to the pin is recommended. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SOT-23-6 |
| Category | PMIC |
| Pins | 6 |
Ordering variants
Same part, different packaging or reel option.
TPS3808G33DBVRTPS3808G33DBVRDBVTTPS3808G33DBVRDRVRTPS3808G33DBVRDRVT
CAD (KiCad official)
- Symbol:
TPS3808G33DBVR - Footprint:
Package_TO_SOT_SMD:SOT-23-6 - 3D model: SOT-23-6 (KiCad packages3D, STEP)
3D model downloads
Two STEP files. Same geometry, different body top:
| File | Size | Use it when |
|---|---|---|
tps3808g33dbvr.step |
97 KB | You want the bare part, or you mark your own boards. |
tps3808g33dbvr-etched.step |
3.3 MB | You want the part with TPS3808G33DBVR already on it. |
The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 770 faces against 117 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (24 pp, sha256
52446728d1e14cef, retrieved 2026-08-17, tier: manufacturer) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).