Symbol & Footprint

Schematic Symbol

Open full view ↗

PCB Footprint

Open full view ↗
Contents

README

markdown

TLV61220DBVR-TP

TECH PUBLIC · DC-DC Converters · SOT-23-6

TLV61220DBVR-TP from TECH PUBLIC, in a SOT-23-6. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 SW passive Switch node connected to the internal NMOS/PMOS synchronous rectifier switches. Connect the external boost inductor between VBAT input and this pin. Absolute max SW voltage range -0.3V to 6.5V.
2 GND power_in Analog ground pin. Reference for all internal circuitry and the return for input/output bypass capacitors.
3 EN input Enable pin. Drive high to turn on the converter, drive low (to GND) for shutdown. VIL max 0.3V; VIH min 1.2V (or VBAT if VBAT<1.2V). Absolute max range -0.3V to VBAT.
4 FB input Feedback voltage input to the internal error amplifier. Connect an external resistor divider from VOUT to FB to GND to program the output voltage; internal reference VFB = 0.50V (typ). Absolute max range -0.3V to VBAT.
5 VOUT power_out Converter output. Regulated boost output, 1.8V to 5.5V range. Connect the output capacitor (10uF typ) between this pin and GND. Absolute max continuous OUT voltage -0.3V to 6.5V.
6 VBAT power_in Battery / input supply voltage pin. Continuous input voltage range 0.9V to 5.5V (start-up min ~0.9V). Bypass to GND with a 10uF ceramic capacitor.

Key specifications

Parameter Value
Manufacturer TECH PUBLIC
Package SOT-23-6
Category PMIC
Pins 6

Ordering variants

Same part, different packaging or reel option.

  • TLV61220DBVR-TP

CAD (KiCad official)

  • Symbol: TLV61220DBVR-TP
  • Footprint: Package_TO_SOT_SMD:SOT-23-6
  • 3D model: SOT-23-6 (KiCad packages3D, STEP)

3D model downloads

Two STEP files. Same geometry, different body top:

File Size Use it when
tlv61220dbvr-tp.step 97 KB You want the bare part, or you mark your own boards.
tlv61220dbvr-tp-etched.step 2.3 MB You want the part with TLV61220DBVR-TP already on it.

The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 581 faces against 117 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: TECH PUBLIC datasheet (10 pp, sha256 67ea77cb07317c53, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF