Loads on click. Unloads when scrolled away or the tab is hidden.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

PCB Footprint

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Loads on click. Unloads when scrolled away or the tab is hidden.
Download PDF
Contents

README

markdown

TC74HC4052AFT

TOSHIBA · Signal Switches, Multiplexers, Decoders · TSSOP-16

TC74HC4052AFT from TOSHIBA, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 0Y bidirectional Y-bank switch terminal 0. Analog input/output of Y multiplexer channel 0; connected to Y-COM when A=L, B=L and INH=L.
2 2Y bidirectional Y-bank switch terminal 2. Analog input/output of Y multiplexer channel 2; connected to Y-COM when A=L, B=H and INH=L.
3 Y-COM bidirectional Y-bank common terminal. Analog input/output shared by the Y-side 4:1 switch; routed to 0Y/1Y/2Y/3Y per the address (A,B) selection when INH=L.
4 3Y bidirectional Y-bank switch terminal 3. Analog input/output of Y multiplexer channel 3; connected to Y-COM when A=H, B=H and INH=L.
5 1Y bidirectional Y-bank switch terminal 1. Analog input/output of Y multiplexer channel 1; connected to Y-COM when A=H, B=L and INH=L.
6 INH input Active-high inhibit (enable) input. When INH=H all analog switches are OFF (both X and Y banks disconnected); when INH=L the address inputs A,B select the ON channel. Digital input referenced to VCC/GND (0 to VCC).
7 VEE power_in Negative analog supply for the switch bodies. Sets the low limit of the analog signal range; operating range -6 to 0 V, and VCC-VEE must be 2 to 12 V. Tie to GND for unipolar (0..VCC) operation.
8 GND power_in Digital ground / logic reference (0 V). Reference for the control inputs A, B, C (unused on 4052) and INH.
9 B input Address (select) input B - the MSB of the 2-bit channel select shared by both X and Y banks. Digital logic input referenced to VCC/GND. See Truth Table for A,B → channel mapping.
10 A input Address (select) input A - the LSB of the 2-bit channel select shared by both X and Y banks. Digital logic input referenced to VCC/GND. See Truth Table for A,B → channel mapping.
11 3X bidirectional X-bank switch terminal 3. Analog input/output of X multiplexer channel 3; connected to X-COM when A=H, B=H and INH=L.
12 0X bidirectional X-bank switch terminal 0. Analog input/output of X multiplexer channel 0; connected to X-COM when A=L, B=L and INH=L.
13 X-COM bidirectional X-bank common terminal. Analog input/output shared by the X-side 4:1 switch; routed to 0X/1X/2X/3X per the address (A,B) selection when INH=L.
14 1X bidirectional X-bank switch terminal 1. Analog input/output of X multiplexer channel 1; connected to X-COM when A=H, B=L and INH=L.
15 2X bidirectional X-bank switch terminal 2. Analog input/output of X multiplexer channel 2; connected to X-COM when A=L, B=H and INH=L.
16 VCC power_in Positive digital / analog supply, 2 V to 6 V (VCC-VEE ≤ 12 V). Powers the internal logic and sets the upper limit of the analog signal range. Bypass locally with a 0.1 µF ceramic to GND.

Key specifications

Parameter Value
Manufacturer TOSHIBA
Package TSSOP-16
Category Logic
Pins 16

Ordering variants

Same part, different packaging or reel option.

  • TC74HC4052AFT
  • TC74HC4052AFTAP

CAD (KiCad official)

  • Symbol: TC74HC4052AFT
  • Footprint: Package_SO:TSSOP-16_4.4x5mm_P0.65mm
  • 3D model: TSSOP-16 (KiCad packages3D, STEP)

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: TOSHIBA datasheet (14 pp, sha256 17928eda0541281c, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF