SY6280AAAC
Public Unreviewedby Ray
Silergy Corp AC-DC Controllers and Regulators, SOT-23-5. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Symbol & Footprint
Schematic Symbol
Open full view ↗PCB Footprint
Open full view ↗Datasheet
Open in new tab ↗Contents
README
markdownSY6280AAAC
Silergy Corp · AC-DC Controllers and Regulators · SOT-23-5
SY6280AAAC from Silergy Corp, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | OUT | power_out | Switched power output pin. Connect a 10µF decoupling capacitor to GND. Delivers up to 2A load current from the internal P-channel MOSFET (R_DS(on) ~63mΩ typ.). No body diode, so reverse current from OUT to IN is blocked when disabled. |
| 2 | GND | power_in | Device ground reference. Also the case position for θ_JC thermal measurement per JEDEC 51-3. |
| 3 | ISET | input | Current-limit programming pin. Connect a resistor R_SET from this pin to GND to set the over-current threshold: I_LIM (A) = 6800 / R_SET (Ω). Minimum programmable limit is 0.4A; operation above 2A is not recommended. |
| 4 | EN | input | Active-high ON/OFF enable input. V_EN(H) ≥ 2V to enable, V_EN(L) ≤ 0.8V to disable; leakage 1µA at 5V. Must not be left floating. |
| 5 | IN | power_in | Power input pin, 2.4V to 5.5V operating range (6V absolute maximum). Decouple with a 10µF ceramic capacitor to GND, placed close to the pin, to prevent input droop during hot-plug and to suppress ringing from output short events. UVLO threshold ~2.3V with 0.1V hysteresis. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Silergy Corp |
| Package | SOT-23-5 |
| Category | PMIC |
| Pins | 5 |
Ordering variants
Same part, different packaging or reel option.
SY6280AACSY6280AAAC
CAD (KiCad official)
- Symbol:
SY6280AAAC - Footprint:
Package_TO_SOT_SMD:SOT-23-5 - 3D model: SOT-23-5 (KiCad packages3D, STEP)
3D model downloads
Two STEP files. Same geometry, different body top:
| File | Size | Use it when |
|---|---|---|
sy6280aaac.step |
85 KB | You want the bare part, or you mark your own boards. |
sy6280aaac-etched.step |
2.0 MB | You want the part with SY6280AAAC already on it. |
The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 491 faces against 102 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Silergy Corp datasheet (10 pp, sha256
cf79e56d5b13e99c, retrieved 2026-08-17, tier: manufacturer) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).