Symbol & Footprint

Schematic Symbol

Open full view ↗

PCB Footprint

Open full view ↗
Contents

README

markdown

STM8L052C6T6TR

STMicroelectronics · Microcontrollers (MCU/MPU/SOC) · LQFP-48(7x7)

STM8L052C6T6TR from STMicroelectronics, in a LQFP-48(7x7). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 PA0/[USART1_CK]/SWIM/BEEP/IR_TIM bidirectional Port A0. High-sink LED driver capable. Default alternate: [USART1 synchronous clock] / SWIM input-output / Beep output / Infrared Timer output. PA0 is in input pull-up during and after reset.
2 NRST/PA1 bidirectional Reset input / general-purpose I/O PA1. Bidirectional reset pin with weak pull-up; can be reconfigured as PA1 GPIO (output-only) via option byte.
3 PA2/OSC_IN/[USART1_TX]/[SPI1_MISO] bidirectional Port A2. Default alternate: HSE oscillator input / [USART1 transmit] / [SPI1 MISO].
4 PA3/OSC_OUT/[USART1_RX]/[SPI1_MOSI] bidirectional Port A3. Default alternate: HSE oscillator output / [USART1 receive] / [SPI1 MOSI].
5 PA4/TIM2_BKIN/LCD_COM0/ADC1_IN2 bidirectional Port A4. Default alternate: Timer 2 break input / LCD COM 0 / ADC1 input 2. 3.6 V tolerant.
6 PA5/TIM3_BKIN/LCD_COM1/ADC1_IN1 bidirectional Port A5. Default alternate: Timer 3 break input / LCD COM 1 / ADC1 input 1. 3.6 V tolerant.
7 PA6/[ADC1_TRIG]/LCD_COM2/ADC1_IN0 bidirectional Port A6. Default alternate: [ADC1 trigger] / LCD COM 2 / ADC1 input 0. 3.6 V tolerant.
8 PA7/LCD_SEG0 bidirectional Port A7. Default alternate: LCD segment 0. Five-volt tolerant.
9 VSS1/VSSA/VREF- power_in Combined digital I/O ground, analog supply ground, and ADC1 negative voltage reference.
10 VDD1 power_in Digital power supply. 1.8 V to 3.6 V.
11 VDDA power_in Analog supply voltage for ADC and internal reference. 1.8 V to 3.6 V.
12 VREF+ power_in ADC1 positive voltage reference input.
13 VLCD passive LCD booster external capacitor pin (LCD variant). On non-LCD variants this pin is Reserved and must be tied to VDD.
14 PE0/LCD_SEG1 bidirectional Port E0. Default alternate: LCD segment 1. Five-volt tolerant.
15 PE1/TIM1_CH2N/LCD_SEG2 bidirectional Port E1. Default alternate: Timer 1 inverted channel 2 / LCD segment 2. 3.6 V tolerant.
16 PE2/TIM1_CH3N/LCD_SEG3 bidirectional Port E2. Default alternate: Timer 1 inverted channel 3 / LCD segment 3. 3.6 V tolerant.
17 PE3/LCD_SEG4 bidirectional Port E3. Default alternate: LCD segment 4. 3.6 V tolerant.
18 PE4/LCD_SEG5 bidirectional Port E4. Default alternate: LCD segment 5. 3.6 V tolerant.
19 PE5/LCD_SEG6/ADC1_IN23 bidirectional Port E5. Default alternate: LCD segment 6 / ADC1 input 23. 3.6 V tolerant.
20 PD0/TIM3_CH2/[ADC1_TRIG]/LCD_SEG7/ADC1_IN22 bidirectional Port D0. Default alternate: Timer 3 channel 2 / [ADC1 trigger] / LCD segment 7 / ADC1 input 22. 3.6 V tolerant.
21 PD1/TIM3_ETR/LCD_COM3/ADC1_IN21 bidirectional Port D1. Default alternate: Timer 3 external trigger / LCD COM 3 / ADC1 input 21. 3.6 V tolerant.
22 PD2/TIM1_CH1/LCD_SEG8/ADC1_IN20 bidirectional Port D2. Default alternate: Timer 1 channel 1 / LCD segment 8 / ADC1 input 20. 3.6 V tolerant.
23 PD3/TIM1_ETR/LCD_SEG9/ADC1_IN19 bidirectional Port D3. Default alternate: Timer 1 external trigger / LCD segment 9 / ADC1 input 19. 3.6 V tolerant.
24 PB0/TIM2_CH1/LCD_SEG10/ADC1_IN18 bidirectional Port B0. Default alternate: Timer 2 channel 1 / LCD segment 10 / ADC1 input 18. 3.6 V tolerant. Pull-up applied during reset; input floating after reset release.
25 PB1/TIM3_CH1/LCD_SEG11/ADC1_IN17 bidirectional Port B1. Default alternate: Timer 3 channel 1 / LCD segment 11 / ADC1 input 17. 3.6 V tolerant.
26 PB2/TIM2_CH2/LCD_SEG12/ADC1_IN16 bidirectional Port B2. Default alternate: Timer 2 channel 2 / LCD segment 12 / ADC1 input 16. 3.6 V tolerant.
27 PB3/TIM2_ETR/LCD_SEG13/ADC1_IN15 bidirectional Port B3. Default alternate: Timer 2 external trigger / LCD segment 13 / ADC1 input 15. 3.6 V tolerant.
28 PB4/[SPI1_NSS]/LCD_SEG14/ADC1_IN14 bidirectional Port B4. Default alternate: [SPI1 master/slave select] / LCD segment 14 / ADC1 input 14. 3.6 V tolerant. Pull-up applied during reset; input floating after reset release.
29 PB5/[SPI1_SCK]/LCD_SEG15/ADC1_IN13 bidirectional Port B5. Default alternate: [SPI1 clock] / LCD segment 15 / ADC1 input 13. 3.6 V tolerant.
30 PB6/[SPI1_MOSI]/LCD_SEG16/ADC1_IN12 bidirectional Port B6. Default alternate: [SPI1 master out/slave in] / LCD segment 16 / ADC1 input 12. 3.6 V tolerant.
31 PB7/[SPI1_MISO]/LCD_SEG17/ADC1_IN11 bidirectional Port B7. Default alternate: [SPI1 master in/slave out] / LCD segment 17 / ADC1 input 11. 3.6 V tolerant.
32 PF0/ADC1_IN24 bidirectional Port F0. Default alternate: ADC1 input 24.
33 PD4/TIM1_CH2/LCD_SEG18/ADC1_IN10 bidirectional Port D4. Default alternate: Timer 1 channel 2 / LCD segment 18 / ADC1 input 10. 3.6 V tolerant.
34 PD5/TIM1_CH3/LCD_SEG19/ADC1_IN9 bidirectional Port D5. Default alternate: Timer 1 channel 3 / LCD segment 19 / ADC1 input 9. 3.6 V tolerant.
35 PD6/TIM1_BKIN/LCD_SEG20/ADC1_IN8/RTC_CALIB/VREFINT bidirectional Port D6. Default alternate: Timer 1 break input / LCD segment 20 / ADC1 input 8 / RTC calibration / Internal voltage reference output. 3.6 V tolerant.
36 PD7/TIM1_CH1N/LCD_SEG21/ADC1_IN7/RTC_ALARM/VREFINT bidirectional Port D7. Default alternate: Timer 1 inverted channel 1 / LCD segment 21 / ADC1 input 7 / RTC alarm / Internal voltage reference output. 3.6 V tolerant.
37 PC0/I2C1_SDA bidirectional Port C0 / I2C1 data (true open-drain output). Five-volt tolerant.
38 PC1/I2C1_SCL bidirectional Port C1 / I2C1 clock (true open-drain output). Five-volt tolerant.
39 VDD2 power_in IOs supply voltage.
40 VSS2 power_in IOs ground voltage.
41 PC2/USART1_RX/LCD_SEG22/ADC1_IN6/VREFINT bidirectional Port C2. Default alternate: USART1 receive / LCD segment 22 / ADC1 input 6 / Internal voltage reference output. 3.6 V tolerant.
42 PC3/USART1_TX/LCD_SEG23/ADC1_IN5 bidirectional Port C3. Default alternate: USART1 transmit / LCD segment 23 / ADC1 input 5. 3.6 V tolerant.
43 PC4/USART1_CK/I2C1_SMB/CCO/LCD_SEG24/ADC1_IN4 bidirectional Port C4. Default alternate: USART1 synchronous clock / I2C1 SMB / Configurable clock output / LCD segment 24 / ADC1 input 4. 3.6 V tolerant.
44 PC5/OSC32_IN/[SPI1_NSS]/[USART1_TX] bidirectional Port C5. Default alternate: LSE oscillator input / [SPI1 master/slave select] / [USART1 transmit].
45 PC6/OSC32_OUT/[SPI1_SCK]/[USART1_RX] bidirectional Port C6. Default alternate: LSE oscillator output / [SPI1 clock] / [USART1 receive].
46 PC7/LCD_SEG25/ADC1_IN3 bidirectional Port C7. Default alternate: LCD segment 25 / ADC1 input 3. 3.6 V tolerant.
47 PE6/LCD_SEG26/PVD_IN bidirectional Port E6. Default alternate: LCD segment 26 / PVD external input. 3.6 V tolerant.
48 PE7/LCD_SEG27 bidirectional Port E7. Default alternate: LCD segment 27. 3.6 V tolerant.

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package LQFP-48(7x7)
Category MCU
Pins 48

Ordering variants

Same part, different packaging or reel option.

  • STM8L052C6T6TR

CAD (KiCad official)

  • Symbol: STM8L052C6T6TR
  • Footprint: Package_QFP:LQFP-48_7x7mm_P0.5mm
  • 3D model: LQFP-48(7x7) (KiCad packages3D, STEP)

3D model downloads

Two STEP files. Same geometry, different body top:

File Size Use it when
stm8l052c6t6tr.step 617 KB You want the bare part, or you mark your own boards.
stm8l052c6t6tr-etched.step 4.9 MB You want the part with STM8L052C6T6TR already on it.

The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 1224 faces against 747 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (103 pp, sha256 b0b463f58d51c7f5, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF