Loads on click. Unloads when scrolled away or the tab is hidden.
Contents

README

markdown

STM32F303CBT6

STMicroelectronics · Microcontrollers (MCU/MPU/SOC) · LQFP-48(7x7)

STM32F303CBT6 from STMicroelectronics, in a LQFP-48(7x7). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VBAT power_in Backup power supply (1.65-3.6 V) for the RTC, LSE oscillator and backup registers when VDD is off.
2 PC13 bidirectional PC13 GPIO (I/O type TC, tolerant to VDD). Supplied through the backup switch, so limited to 3 mA, 2 MHz, 30 pF load. Alt: TIM1_CH1N. Add: WKUP2, RTC_TAMP1, RTC_TS, RTC_OUT.
3 PC14/OSC32_IN bidirectional Dual-role: GPIO PC13-class or LSE 32.768 kHz crystal input (OSC32_IN). Selected by RCC_BDCR (LSEON) and GPIO configuration.
4 PC15/OSC32_OUT bidirectional Dual-role: GPIO or LSE 32.768 kHz crystal output (OSC32_OUT). Selected via RCC_BDCR when LSE is enabled.
5 PF0/OSC_IN bidirectional Dual-role: 5 V-tolerant Fm+ GPIO PF0 or HSE 4-32 MHz crystal input (OSC_IN). Alt: TIM1_CH3N, I2C2_SDA.
6 PF1/OSC_OUT bidirectional Dual-role: 5 V-tolerant Fm+ GPIO PF1 or HSE crystal output (OSC_OUT). Alt: I2C2_SCL.
7 NRST bidirectional Bidirectional device reset (active low). Internally pulled up (~40 kΩ); an internal reset pulls the pin low.
8 VSSA/VREF- power_in Analog ground and negative reference voltage input (tied together in this 48-pin package).
9 VDDA/VREF+ power_in Analog supply (2.0-3.6 V) and positive ADC/DAC reference. In the 48-pin package VREF+ is internally connected to VDDA - supply from a clean rail.
10 PA0 bidirectional PA0 GPIO (TTa, 3.6 V-tolerant analog-capable). Alt: USART2_CTS, TIM2_CH1_ETR, TIM8_BKIN, TIM8_ETR, TSC_G1_IO1, COMP1_OUT, EVENTOUT. Add: ADC1_IN1 (fast), COMP1_INM, RTC_TAMP2, WKUP1, COMP7_INP.
11 PA1 bidirectional PA1 GPIO (TTa). Alt: USART2_RTS_DE, TIM2_CH2, TSC_G1_IO2, TIM15_CH1N, RTC_REFIN, EVENTOUT. Add: ADC1_IN2 (fast), COMP1_INP, OPAMP1_VINP, OPAMP3_VINP.
12 PA2 bidirectional PA2 GPIO (TTa, reduced TSC sensitivity). Alt: USART2_TX, TIM2_CH3, TIM15_CH1, TSC_G1_IO3, COMP2_OUT, EVENTOUT. Add: ADC1_IN3 (fast), COMP2_INM, OPAMP1_VOUT.
13 PA3 bidirectional PA3 GPIO (TTa). Alt: USART2_RX, TIM2_CH4, TIM15_CH2, TSC_G1_IO4, EVENTOUT. Add: ADC1_IN4 (fast), OPAMP1_VINP, COMP2_INP, OPAMP1_VINM.
14 PA4 bidirectional PA4 GPIO (TTa, reduced TSC sensitivity). Alt: SPI1_NSS, SPI3_NSS, I2S3_WS, USART2_CK, TSC_G2_IO1, TIM3_CH2, EVENTOUT. Add: ADC2_IN1 (fast), DAC1_OUT1, OPAMP4_VINP, COMP1..7_INM.
15 PA5 bidirectional PA5 GPIO (TTa, reduced TSC sensitivity). Alt: SPI1_SCK, TIM2_CH1_ETR, TSC_G2_IO2, EVENTOUT. Add: ADC2_IN2 (fast), DAC1_OUT2, OPAMP1_VINP, OPAMP2_VINM, OPAMP3_VINP, COMP1..7_INM.
16 PA6 bidirectional PA6 GPIO (TTa, reduced TSC sensitivity). Alt: SPI1_MISO, TIM3_CH1, TIM8_BKIN, TIM1_BKIN, TIM16_CH1, COMP1_OUT, TSC_G2_IO3, EVENTOUT. Add: ADC2_IN3 (fast), OPAMP2_VOUT.
17 PA7 bidirectional PA7 GPIO (TTa). Alt: SPI1_MOSI, TIM3_CH2, TIM17_CH1, TIM1_CH1N, TIM8_CH1N, TSC_G2_IO4, COMP2_OUT, EVENTOUT. Add: ADC2_IN4 (fast), COMP2_INP, OPAMP2_VINP, OPAMP1_VINP.
18 PB0 bidirectional PB0 GPIO (TTa). Alt: TIM3_CH3, TIM1_CH2N, TIM8_CH2N, TSC_G3_IO2, EVENTOUT. Add: ADC3_IN12, COMP4_INP, OPAMP3_VINP, OPAMP2_VINP.
19 PB1 bidirectional PB1 GPIO (TTa, reduced TSC sensitivity). Alt: TIM3_CH4, TIM1_CH3N, TIM8_CH3N, COMP4_OUT, TSC_G3_IO3, EVENTOUT. Add: ADC3_IN1, OPAMP3_VOUT.
20 PB2 bidirectional PB2 GPIO (TTa). Alt: TSC_G3_IO4, EVENTOUT. Add: ADC2_IN12, COMP4_INM, OPAMP3_VINM.
21 PB10 bidirectional PB10 GPIO (TTa). Alt: USART3_TX, TIM2_CH3, TSC_SYNC, EVENTOUT. Add: COMP5_INM, OPAMP4_VINM, OPAMP3_VINM.
22 PB11 bidirectional PB11 GPIO (TTa). Alt: USART3_RX, TIM2_CH4, TSC_G6_IO1, EVENTOUT. Add: COMP6_INP, OPAMP4_VINP.
23 VSS power_in Digital ground.
24 VDD power_in Digital power supply (2.0-3.6 V).
25 PB12 bidirectional PB12 GPIO (TTa, reduced TSC sensitivity). Alt: SPI2_NSS, I2S2_WS, I2C2_SMBA, USART3_CK, TIM1_BKIN, TSC_G6_IO2, EVENTOUT. Add: ADC4_IN3, COMP3_INM, OPAMP4_VOUT.
26 PB13 bidirectional PB13 GPIO (TTa). Alt: SPI2_SCK, I2S2_CK, USART3_CTS, TIM1_CH1N, TSC_G6_IO3, EVENTOUT. Add: ADC3_IN5, COMP5_INP, OPAMP4_VINP, OPAMP3_VINP.
27 PB14 bidirectional PB14 GPIO (TTa). Alt: SPI2_MISO, I2S2ext_SD, USART3_RTS_DE, TIM1_CH2N, TIM15_CH1, TSC_G6_IO4, EVENTOUT. Add: COMP3_INP, ADC4_IN4, OPAMP2_VINP.
28 PB15 bidirectional PB15 GPIO (TTa). Alt: SPI2_MOSI, I2S2_SD, TIM1_CH3N, RTC_REFIN, TIM15_CH1N, TIM15_CH2, EVENTOUT. Add: ADC4_IN5, COMP6_INM.
29 PA8 bidirectional PA8 GPIO (FT, 5 V-tolerant). Alt: I2C2_SMBA, I2S2_MCK, USART1_CK, TIM1_CH1, TIM4_ETR, MCO (clock output), COMP3_OUT, EVENTOUT.
30 PA9 bidirectional PA9 GPIO (FTf, 5 V-tolerant Fast-mode Plus I2C). Alt: I2C2_SCL, I2S3_MCK, USART1_TX, TIM1_CH2, TIM2_CH3, TIM15_BKIN, TSC_G4_IO1, COMP5_OUT, EVENTOUT.
31 PA10 bidirectional PA10 GPIO (FTf). Alt: I2C2_SDA, USART1_RX, TIM1_CH3, TIM2_CH4, TIM8_BKIN, TIM17_BKIN, TSC_G4_IO2, COMP6_OUT, EVENTOUT.
32 PA11 bidirectional PA11 GPIO (FT). Primary use is USB_DM (USB 2.0 FS D-). Alt: USART1_CTS, USB_DM, CAN_RX, TIM1_CH1N, TIM1_CH4, TIM1_BKIN2, TIM4_CH1, COMP1_OUT, EVENTOUT.
33 PA12 bidirectional PA12 GPIO (FT). Primary use is USB_DP (USB 2.0 FS D+). Alt: USART1_RTS_DE, USB_DP, CAN_TX, TIM1_CH2N, TIM1_ETR, TIM4_CH2, TIM16_CH1, COMP2_OUT, EVENTOUT.
34 PA13 bidirectional SWDIO / JTMS after reset (FT). Alt: USART3_CTS, TIM4_CH3, TIM16_CH1N, TSC_G4_IO3, IR_OUT, SWDIO-JTMS, EVENTOUT.
35 VSS power_in Digital ground.
36 VDD power_in Digital power supply (2.0-3.6 V).
37 PA14 bidirectional SWCLK / JTCK after reset (FTf). Alt: I2C1_SDA, USART2_TX, TIM8_CH2, TIM1_BKIN, TSC_G4_IO4, SWCLK-JTCK, EVENTOUT.
38 PA15 bidirectional PA15 GPIO (FTf); default alt after reset is JTDI. Alt: I2C1_SCL, SPI1_NSS, SPI3_NSS, I2S3_WS, JTDI, USART2_RX, TIM1_BKIN, TIM2_CH1_ETR, TIM8_CH1, EVENTOUT.
39 PB3 bidirectional PB3 GPIO (FT); default alt after reset is JTDO/TRACESWO. Alt: SPI3_SCK, I2S3_CK, SPI1_SCK, USART2_TX, TIM2_CH2, TIM3_ETR, TIM4_ETR, TIM8_CH1N, TSC_G5_IO1, JTDO-TRACESWO, EVENTOUT.
40 PB4 bidirectional PB4 GPIO (FT); default alt after reset is NJTRST. Alt: SPI3_MISO, I2S3ext_SD, SPI1_MISO, USART2_RX, TIM3_CH1, TIM16_CH1, TIM17_BKIN, TIM8_CH2N, TSC_G5_IO2, NJTRST, EVENTOUT.
41 PB5 bidirectional PB5 GPIO (FT). Alt: SPI3_MOSI, SPI1_MOSI, I2S3_SD, I2C1_SMBA, USART2_CK, TIM16_BKIN, TIM3_CH2, TIM8_CH3N, TIM17_CH1, EVENTOUT.
42 PB6 bidirectional PB6 GPIO (FTf, 5 V-tolerant Fm+). Alt: I2C1_SCL, USART1_TX, TIM16_CH1N, TIM4_CH1, TIM8_CH1, TSC_G5_IO3, TIM8_ETR, TIM8_BKIN2, EVENTOUT.
43 PB7 bidirectional PB7 GPIO (FTf). Alt: I2C1_SDA, USART1_RX, TIM3_CH4, TIM4_CH2, TIM17_CH1N, TIM8_BKIN, TSC_G5_IO4, EVENTOUT.
44 BOOT0 input Boot memory selection input (I/O type B). Sampled at reset to choose boot source (main flash / system memory / SRAM) together with the BOOT1 option bit.
45 PB8 bidirectional PB8 GPIO (FTf, 5 V-tolerant Fm+). Alt: I2C1_SCL, CAN_RX, TIM16_CH1, TIM4_CH3, TIM8_CH2, TIM1_BKIN, TSC_SYNC, COMP1_OUT, EVENTOUT.
46 PB9 bidirectional PB9 GPIO (FTf). Alt: I2C1_SDA, CAN_TX, TIM17_CH1, TIM4_CH4, TIM8_CH3, IR_OUT, COMP2_OUT, EVENTOUT.
47 VSS power_in Digital ground.
48 VDD power_in Digital power supply (2.0-3.6 V).

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package LQFP-48(7x7)
Category MCU
Pins 48

Ordering variants

  • STM32F303CBT6
  • STM32F303CBT6STM32F303CCT6
  • STM32F303CBT6STM32F303RBT6
  • STM32F303CBT6STM32F303RCT6
  • STM32F303CBT6STM32F303VBT6
  • STM32F303CBT6STM32F303VCT6
  • STM32F303CBT6STM32F303VCY6

CAD (KiCad official)

  • Symbol: STM32F303CBT6
  • Footprint: Package_QFP:LQFP-48_7x7mm_P0.5mm
  • 3D model: LQFP-48(7x7) (KiCad packages3D, STEP)

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (None pp, sha256 e7a65f330e8fc061, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

PCB Footprint

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Loads on click. Unloads when scrolled away or the tab is hidden.
Download PDF