component

SSP7903P50PR

Public Made by Adom

by adom

Shanghai Siproin Microelectronics Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOT-89. Datasheet-verified pinout, KiCad symbol/footprint/3D.

componentpmicssp7903p50pr
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

Datasheet

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SSP7903P50PR

Shanghai Siproin Microelectronics · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-89

SSP7903P50PR from Shanghai Siproin Microelectronics, in a SOT-89. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 GND power_in Ground reference for the regulator. Tie to system ground; also serves as thermal path via the package tab.
2 VIN power_in Unregulated input supply, 2.2 V to 40 V absolute max. Decouple with a 10 µF (typ.) ceramic capacitor to GND close to the pin.
3 VOUT power_out Regulated 5.0 V output (SSP7903P50). Sources up to 1 A with ~1000 mV dropout at 1 A (20 mV at 10 mA). Requires a 10 µF (typ.) ceramic output capacitor for stability.

Key specifications

Parameter Value
Manufacturer Shanghai Siproin Microelectronics
Package SOT-89
Category PMIC
Pins 3

Ordering variants

Same part, different packaging or reel option.

  • SSP7903PxxPx
  • SSP7903P50PR
  • SSP7903PxxPBx
  • SSP7903PxxFx
  • SSP7903PxxFBx
  • SSP7903PxxJx

CAD (KiCad official)

  • Symbol: SSP7903P50PR
  • Footprint: Package_TO_SOT_SMD:SOT-89-3
  • 3D model: SOT-89 (KiCad packages3D, STEP)
  • 3D model files: ssp7903p50pr-etched.step / ssp7903p50pr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ssp7903p50pr.step / ssp7903p50pr.glb are the bare package body.

3D model downloads

Two STEP files. Same geometry, different body top:

File Size Use it when
ssp7903p50pr.step 57 KB You want the bare part, or you mark your own boards.
ssp7903p50pr-etched.step 2.0 MB You want the part with SSP7903P50PR already on it.

The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 511 faces against 42 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Shanghai Siproin Microelectronics datasheet (11 pp, sha256 d1763cb71baebbea, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF