Symbol & Footprint

Schematic Symbol

Open full view ↗

PCB Footprint

Open full view ↗
Contents

README

markdown

SP490EEN-L

MaxLinear · RS-485 / RS-422 ICs · SOIC-8

SP490EEN-L from MaxLinear, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VCC power_in Positive supply input, +4.75 V to +5.25 V (nominal +5 V). Typical supply current ~900 uA. Bypass locally with a 0.1 uF ceramic to GND.
2 R output Receiver data output. Logic-level output that follows the A-B differential input: HIGH when (A-B) > +200 mV, LOW when (A-B) < -200 mV. Drives up to +/-4 mA at CMOS logic levels; fail-safe HIGH when inputs are open.
3 D input Driver data input. CMOS-compatible logic input (V_IH >= 2.0 V, V_IL <= 0.8 V) that drives the differential Y/Z output pair. Always enabled on the SP490E (no DE pin).
4 GND power_in Device ground / 0 V reference for logic and differential I/O.
5 Y output Non-inverting driver output (RS-485/RS-422 bus line). Differential (Y-Z) swing is >=1.5 V into 54 ohm (RS-485) and >=2 V into 50 ohm (RS-422). Short-circuit current limited to +/-250 mA over -7 V to +12 V common mode.
6 Z output Inverting driver output (RS-485/RS-422 bus line). Complementary to Y, forming the differential driver pair.
7 B input Inverting receiver input (RS-485/RS-422 bus line). Differential sensitivity +/-200 mV; input resistance typ 15 kOhm (12 kOhm min); tolerates -7 V to +12 V common mode.
8 A input Non-inverting receiver input (RS-485/RS-422 bus line). Paired with B to form the differential receiver input; fail-safe HIGH R output when both inputs are left open.

Key specifications

Parameter Value
Manufacturer MaxLinear
Package SOIC-8
Category Interface
Pins 8

Ordering variants

Same part, different packaging or reel option.

  • SP490EEN-L
  • SP490ECN
  • SP490EEP
  • SP490ECP
  • SP491EEN
  • SP491ECN
  • SP491EEP
  • SP491ECP

CAD (KiCad official)

  • Symbol: SP490EEN-L
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)

3D model downloads

Two STEP files. Same geometry, different body top:

File Size Use it when
sp490een-l.step 122 KB You want the bare part, or you mark your own boards.
sp490een-l-etched.step 1.8 MB You want the part with SP490EEN-L already on it.

The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 470 faces against 147 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: MaxLinear datasheet (12 pp, sha256 fd2d7cb7533d7f49, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF