SP485EN-L
Public Unreviewedby Ray
MaxLinear Buffer/Driver/Transceiver, SOIC-8. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Symbol & Footprint
Schematic Symbol
Open full view ↗PCB Footprint
Open full view ↗Datasheet
Open in new tab ↗Contents
README
markdownSP485EN-L
MaxLinear · Buffer/Driver/Transceiver · SOIC-8
SP485EN-L from MaxLinear, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | RO | output | Receiver Output. CMOS logic output of the differential receiver. Outputs HIGH (>=2.4V @ Io=-4mA) when A-B > +200mV, LOW (<=0.4V @ Io=+4mA) when A-B < -200mV. High-impedance when /RE is HIGH. |
| 2 | /RE | input | Receiver Output Enable, active LOW. Drive LOW to enable RO; drive HIGH to place RO in high-impedance (three-state). Standard CMOS logic input (VIH >= 2.0V, VIL <= 0.8V). |
| 3 | DE | input | Driver Output Enable, active HIGH. Drive HIGH to enable the differential driver onto A/B; drive LOW to place driver outputs in high-impedance. Standard CMOS logic input (VIH >= 2.0V, VIL <= 0.8V). |
| 4 | DI | input | Driver Input. CMOS logic-level input that drives the differential bus when DE is HIGH. A HIGH on DI forces A > B; a LOW forces B > A. VIH >= 2.0V, VIL <= 0.8V. |
| 5 | GND | power_in | Ground reference for all logic and driver/receiver circuitry. |
| 6 | A | bidirectional | Non-inverting differential driver output / receiver input. Connects to the RS-485/RS-422 bus. Withstands common-mode voltages from -7V to +12V; differential threshold +/-200mV; input resistance >=12kΩ. |
| 7 | B | bidirectional | Inverting differential driver output / receiver input. Connects to the RS-485/RS-422 bus. Withstands common-mode voltages from -7V to +12V; differential threshold +/-200mV; input resistance >=12kΩ. |
| 8 | VCC | power_in | Positive supply input. Operating range +4.75V to +5.25V (+5V nominal). Typical supply current 900µA (SP485). Absolute max +7V. Decouple with a 0.1µF ceramic capacitor to GND. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | MaxLinear |
| Package | SOIC-8 |
| Category | Logic |
| Pins | 8 |
Ordering variants
Same part, different packaging or reel option.
SP485EN-LSP485EN-L/TRSP485CN-LSP485CN-L/TRSP485ES-LSP485CS-L
CAD (KiCad official)
- Symbol:
SP485EN-L - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
3D model downloads
Two STEP files. Same geometry, different body top:
| File | Size | Use it when |
|---|---|---|
sp485en-l.step |
122 KB | You want the bare part, or you mark your own boards. |
sp485en-l-etched.step |
1.8 MB | You want the part with SP485EN-L already on it. |
The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 450 faces against 147 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: MaxLinear datasheet (13 pp, sha256
0ca911ff79c9ea65, retrieved 2026-08-17, tier: manufacturer) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).