SP483EEN-L
Public Unreviewedby Ray
MaxLinear RS-485 / RS-422 ICs, SOIC-8. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Symbol & Footprint
Schematic Symbol
Open full view ↗PCB Footprint
Open full view ↗Datasheet
Open in new tab ↗Contents
README
markdownSP483EEN-L
MaxLinear · RS-485 / RS-422 ICs · SOIC-8
SP483EEN-L from MaxLinear, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | RO | output | Receiver output. CMOS logic output driven from the differential A/B receiver; VOH ≥ 3.5V (IO = -4mA), VOL ≤ 0.4V (IO = 4mA). High-impedance (tri-state) when RE is high. |
| 2 | RE | input | Receiver output enable, active LOW. Drive low to enable the receiver output RO; drive high to place RO in high-impedance state. TTL/CMOS-compatible input (VIH ≥ 2.0V, VIL ≤ 0.8V). |
| 3 | DE | input | Driver output enable, active HIGH. Drive high to enable the differential driver on A/B; drive low to place A/B in high-impedance state. TTL/CMOS-compatible input (VIH ≥ 2.0V, VIL ≤ 0.8V). |
| 4 | DI | input | Driver input. CMOS/TTL logic input that drives the differential A/B outputs when the driver is enabled. VIH ≥ 2.0V, VIL ≤ 0.8V; input current ≤ 10µA. |
| 5 | GND | power_in | Ground reference for the device. Connect to system ground with a low-impedance return. |
| 6 | A | bidirectional | Non-inverting RS-485/RS-422 bus line. Acts as the non-inverting driver output when DE is high and as the non-inverting receiver input when RE is low. Withstands -7V to +12V common-mode range; ±15kV HBM / ±8kV IEC contact ESD protected. |
| 7 | B | bidirectional | Inverting RS-485/RS-422 bus line. Acts as the inverting driver output when DE is high and as the inverting receiver input when RE is low. Withstands -7V to +12V common-mode range; ±15kV HBM / ±8kV IEC contact ESD protected. |
| 8 | VCC | power_in | Positive supply, 4.75V ≤ VCC ≤ 5.25V (nominal 5V). Decouple to GND with a 0.1µF ceramic capacitor placed close to the pin. Absolute maximum 7.0V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | MaxLinear |
| Package | SOIC-8 |
| Category | Interface |
| Pins | 8 |
Ordering variants
Same part, different packaging or reel option.
SP483EEN-L/TRSP483EEN-LECN-L/TR
CAD (KiCad official)
- Symbol:
SP483EEN-L - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
3D model downloads
Two STEP files. Same geometry, different body top:
| File | Size | Use it when |
|---|---|---|
sp483een-l.step |
122 KB | You want the bare part, or you mark your own boards. |
sp483een-l-etched.step |
1.9 MB | You want the part with SP483EEN-L already on it. |
The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 491 faces against 147 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: MaxLinear datasheet (11 pp, sha256
0d6131874ed6a889, retrieved 2026-08-17, tier: manufacturer) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).