component
sn74lvc8t245qpwrq1
Public Unreviewedby Ray
Texas Instruments Buffer/Driver/Transceiver, TSSOP-24. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
README
markdownSN74LVC8T245QPWRQ1
Texas Instruments · Buffer/Driver/Transceiver · TSSOP-24
SN74LVC8T245QPWRQ1 from Texas Instruments, in a TSSOP-24. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VCCA | power_in | A-side supply rail, 1.65 V to 5.5 V. Sets the A-port I/O logic levels and also biases the DIR and OE control inputs. Bypass locally to GND with a 100 nF ceramic. |
| 2 | DIR | input | Direction control (VCCA-referenced). DIR = L transmits B→A (A-port outputs enabled); DIR = H transmits A→B (B-port outputs enabled). Ignored when OE is high. |
| 3 | A1 | bidirectional | A-port channel 1. Bidirectional data pin referenced to VCCA (1.65-5.5 V). Acts as an input when DIR = H, or as an output (IOH/IOL up to ±32 mA at 5 V) when DIR = L and OE = L. |
| 4 | A2 | bidirectional | A-port channel 2. Bidirectional data pin referenced to VCCA; direction and enable follow DIR/OE. See A1 for electrical detail. |
| 5 | A3 | bidirectional | A-port channel 3. Bidirectional data pin referenced to VCCA; direction and enable follow DIR/OE. |
| 6 | A4 | bidirectional | A-port channel 4. Bidirectional data pin referenced to VCCA; direction and enable follow DIR/OE. |
| 7 | A5 | bidirectional | A-port channel 5. Bidirectional data pin referenced to VCCA; direction and enable follow DIR/OE. |
| 8 | A6 | bidirectional | A-port channel 6. Bidirectional data pin referenced to VCCA; direction and enable follow DIR/OE. |
| 9 | A7 | bidirectional | A-port channel 7. Bidirectional data pin referenced to VCCA; direction and enable follow DIR/OE. |
| 10 | A8 | bidirectional | A-port channel 8. Bidirectional data pin referenced to VCCA; direction and enable follow DIR/OE. |
| 11 | GND | power_in | Device ground return. All three GND pins (11, 12, 13) should be tied to the board ground plane; continuous current per GND pin is rated ±100 mA. |
| 12 | GND | power_in | Device ground return. Tie together with pins 11 and 13 to the board ground plane. |
| 13 | GND | power_in | Device ground return. Tie together with pins 11 and 12 to the board ground plane. |
| 14 | B8 | bidirectional | B-port channel 8. Bidirectional data pin referenced to VCCB (1.65-5.5 V). Input when DIR = L; output (IOH/IOL up to ±32 mA at 5 V) when DIR = H and OE = L. |
| 15 | B7 | bidirectional | B-port channel 7. Bidirectional data pin referenced to VCCB; direction and enable follow DIR/OE. |
| 16 | B6 | bidirectional | B-port channel 6. Bidirectional data pin referenced to VCCB; direction and enable follow DIR/OE. |
| 17 | B5 | bidirectional | B-port channel 5. Bidirectional data pin referenced to VCCB; direction and enable follow DIR/OE. |
| 18 | B4 | bidirectional | B-port channel 4. Bidirectional data pin referenced to VCCB; direction and enable follow DIR/OE. |
| 19 | B3 | bidirectional | B-port channel 3. Bidirectional data pin referenced to VCCB; direction and enable follow DIR/OE. |
| 20 | B2 | bidirectional | B-port channel 2. Bidirectional data pin referenced to VCCB; direction and enable follow DIR/OE. |
| 21 | B1 | bidirectional | B-port channel 1. Bidirectional data pin referenced to VCCB; direction and enable follow DIR/OE. |
| 22 | /OE | input | Active-low output enable (VCCA-referenced). OE = L enables the output side selected by DIR; OE = H forces both A and B ports to Hi-Z. Tie to VCCA through a pull-up so outputs stay Hi-Z through power sequencing. |
| 23 | VCCB | power_in | B-side supply rail, 1.65 V to 5.5 V. Sets the B-port I/O logic levels. Tie together with pin 24 and bypass locally to GND with a 100 nF ceramic. |
| 24 | VCCB | power_in | B-side supply rail, 1.65 V to 5.5 V. Second VCCB pin - tie to pin 23; bypass locally to GND. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | TSSOP-24 |
| Category | Logic |
| Pins | 24 |
Ordering variants
SN74LVC8T245QPWRQ1
CAD (KiCad official)
- Symbol:
SN74LVC8T245QPWRQ1 - Footprint:
Package_SO:TSSOP-24_4.4x7.8mm_P0.65mm - 3D model: TSSOP-24 (KiCad packages3D, STEP)
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (None pp, sha256
6757d9a44fae8609, retrieved 2026-08-17, tier: manufacturer) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads when scrolled away or the tab is hidden.
PCB Footprint
Open full view ↗Loads on click. Unloads when scrolled away or the tab is hidden.
Datasheet
Open in new tab ↗Loads on click. Unloads when scrolled away or the tab is hidden.