component
SN74LVC1G00DBVR
Public Unreviewedby Ray
UMW Gates, SOT-23-5. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Symbol & Footprint
Schematic Symbol
Open full view ↗PCB Footprint
Open full view ↗Datasheet
Open in new tab ↗Contents
README
markdownSN74LVC1G00DBVR
UMW · Gates · SOT-23-5
SN74LVC1G00DBVR from UMW, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | A | input | NAND gate input A. CMOS logic input, VIH ≥ 0.7·VCC and VIL ≤ 0.3·VCC at VCC = 3-5.5 V. Input leakage current typ. 0.1 µA (max ±5 µA) over 0-5.5 V range. |
| 2 | B | input | NAND gate input B. CMOS logic input, same thresholds and leakage as input A. |
| 3 | GND | power_in | Ground reference (0 V) for the device. |
| 4 | Y | output | NAND gate output, Y = NOT(A AND B). Push-pull CMOS output with high drive: IOL/IOH up to ±32 mA at VCC = 4.5 V, ±16 mA at 3 V, ±8 mA at 2.3 V, ±4 mA at 1.65 V. VOH ≥ VCC − 0.1 V and VOL ≤ 0.1 V at 100 µA load. |
| 5 | VCC | power_in | Positive supply voltage, 1.65 V to 5.5 V operating (6.5 V absolute max). Quiescent current ICC typ. 0.1 µA, max 10 µA. Recommend a 0.1 µF decoupling capacitor to GND close to the pin. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | UMW |
| Package | SOT-23-5 |
| Category | Logic |
| Pins | 5 |
Ordering variants
Same part, different packaging or reel option.
SN74LVC1G00DBVRSN74LVC1G00DBVRDCKRSN74LVC1G00DBVRDPWRSN74LVC1G00DBVRYZPRSN74LVC1G00DBVRDRLRSN74LVC1G00DBVRDSFR
CAD (KiCad official)
- Symbol:
SN74LVC1G00DBVR - Footprint:
Package_TO_SOT_SMD:SOT-23-5 - 3D model: SOT-23-5 (KiCad packages3D, STEP)
3D model downloads
Two STEP files. Same geometry, different body top:
| File | Size | Use it when |
|---|---|---|
sn74lvc1g00dbvr.step |
85 KB | You want the bare part, or you mark your own boards. |
sn74lvc1g00dbvr-etched.step |
2.3 MB | You want the part with SN74LVC1G00DBVR already on it. |
The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 588 faces against 102 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: UMW datasheet (15 pp, sha256
6bb14a032ecb41b3, retrieved 2026-08-17, tier: lcsc) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).