Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

SN74LVC04ANSR

Texas Instruments · Inverters · SOIC-14-208mil

SN74LVC04ANSR from Texas Instruments, in a SOIC-14-208mil. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Channel 1 inverter input. CMOS logic input; VIH ≥ 2 V at VCC = 2.7-3.6 V. Tolerates up to 5.5 V regardless of VCC.
2 1Y output Channel 1 inverter output (Y = NOT A). Push-pull CMOS output; IOH/IOL up to ±24 mA at VCC = 3 V.
3 2A input Channel 2 inverter input. CMOS logic input; tolerates up to 5.5 V regardless of VCC.
4 2Y output Channel 2 inverter output (Y = NOT A). Push-pull CMOS output; IOH/IOL up to ±24 mA at VCC = 3 V.
5 3A input Channel 3 inverter input. CMOS logic input; tolerates up to 5.5 V regardless of VCC.
6 3Y output Channel 3 inverter output (Y = NOT A). Push-pull CMOS output; IOH/IOL up to ±24 mA at VCC = 3 V.
7 GND power_in Device ground reference. Connect to system 0 V; recommended decoupling of 0.1 µF from VCC to GND close to the device.
8 4Y output Channel 4 inverter output (Y = NOT A). Push-pull CMOS output; IOH/IOL up to ±24 mA at VCC = 3 V.
9 4A input Channel 4 inverter input. CMOS logic input; tolerates up to 5.5 V regardless of VCC.
10 5Y output Channel 5 inverter output (Y = NOT A). Push-pull CMOS output; IOH/IOL up to ±24 mA at VCC = 3 V.
11 5A input Channel 5 inverter input. CMOS logic input; tolerates up to 5.5 V regardless of VCC.
12 6Y output Channel 6 inverter output (Y = NOT A). Push-pull CMOS output; IOH/IOL up to ±24 mA at VCC = 3 V.
13 6A input Channel 6 inverter input. CMOS logic input; tolerates up to 5.5 V regardless of VCC.
14 VCC power_in Positive supply. Operating range 1.65 V to 3.6 V (SN74LVC04A); absolute maximum 6.5 V. Bypass with 0.1 µF close to the pin.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-14-208mil
Category Logic
Pins 14

Ordering variants

Same part, different packaging or reel option.

  • SN74LVC04ANSR
  • SN74LVC04ANSRD
  • SN74LVC04ANSRDR
  • SN74LVC04ANSRDB
  • SN74LVC04ANSRDBR
  • SN74LVC04ANSRPW
  • SN74LVC04ANSRPWR
  • SN74LVC04ANSRDGV
  • SN74LVC04ANSRDGVR
  • SN74LVC04ANSRRGY
  • SN74LVC04ANSRRGYR
  • SN74LVC04ANSRJ
  • SN74LVC04ANSRW
  • SN74LVC04ANSRFK

CAD (KiCad official)

  • Symbol: SN74LVC04ANSR
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOIC-14-208mil (KiCad packages3D, STEP)
  • 3D model files: sn74lvc04ansr-etched.step / sn74lvc04ansr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74lvc04ansr.step / sn74lvc04ansr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (None pp, sha256 8e547533fa79b250, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF