SN74LV4052ADR
Public Unreviewedby Ray
Texas Instruments Analog Switches, Multiplexers, SOIC-16. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Symbol & Footprint
Schematic Symbol
Open full view ↗PCB Footprint
Open full view ↗Datasheet
Open in new tab ↗Contents
README
markdownSN74LV4052ADR
Texas Instruments · Analog Switches, Multiplexers · SOIC-16
SN74LV4052ADR from Texas Instruments, in a SOIC-16. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | 2Y0 | bidirectional | Port 2 channel 0 analog switch terminal. Connects to 2-COM when A=0, B=0 and INH=0. Bidirectional analog/digital signal path, VIO range 0 to VCC. |
| 2 | 2Y2 | bidirectional | Port 2 channel 2 analog switch terminal. Connects to 2-COM when A=0, B=1 and INH=0. Bidirectional analog/digital signal path, VIO range 0 to VCC. |
| 3 | 2-COM | bidirectional | Port 2 common channel. Routed to one of 2Y0..2Y3 based on the A/B select inputs when INH is low. Bidirectional; when INH is high, all switches are open (high-Z). |
| 4 | 2Y3 | bidirectional | Port 2 channel 3 analog switch terminal. Connects to 2-COM when A=1, B=1 and INH=0. Bidirectional analog/digital signal path, VIO range 0 to VCC. |
| 5 | 2Y1 | bidirectional | Port 2 channel 1 analog switch terminal. Connects to 2-COM when A=1, B=0 and INH=0. Bidirectional analog/digital signal path, VIO range 0 to VCC. |
| 6 | INH | input | Active-high inhibit input. When high, all analog switches are disabled (high-Z). When low, the A/B select lines determine which Yn is connected to COM. CMOS logic-level input. |
| 7 | GND | power_in | Device ground. Also sets the lower rail of the analog switch VIO range (VIO = 0 to VCC). |
| 8 | GND | power_in | Device ground (second GND pin). Tie together with pin 7 for lowest impedance return. |
| 9 | B | input | Logic input selector B (MSB of the 2-bit channel select). Combined with A, selects which Yn channel is connected to the COM terminal on each port. CMOS logic-level input. |
| 10 | A | input | Logic input selector A (LSB of the 2-bit channel select). Combined with B, selects which Yn channel is connected to the COM terminal on each port. CMOS logic-level input. |
| 11 | 1Y3 | bidirectional | Port 1 channel 3 analog switch terminal. Connects to 1-COM when A=1, B=1 and INH=0. Bidirectional analog/digital signal path, VIO range 0 to VCC. |
| 12 | 1Y0 | bidirectional | Port 1 channel 0 analog switch terminal. Connects to 1-COM when A=0, B=0 and INH=0. Bidirectional analog/digital signal path, VIO range 0 to VCC. |
| 13 | 1-COM | bidirectional | Port 1 common channel. Routed to one of 1Y0..1Y3 based on the A/B select inputs when INH is low. Bidirectional; when INH is high, all switches are open (high-Z). |
| 14 | 1Y1 | bidirectional | Port 1 channel 1 analog switch terminal. Connects to 1-COM when A=1, B=0 and INH=0. Bidirectional analog/digital signal path, VIO range 0 to VCC. |
| 15 | 1Y2 | bidirectional | Port 1 channel 2 analog switch terminal. Connects to 1-COM when A=0, B=1 and INH=0. Bidirectional analog/digital signal path, VIO range 0 to VCC. |
| 16 | VCC | power_in | Device power supply, 1.65V to 5.5V recommended (abs max 7.0V). Sets the upper rail of the analog switch VIO range and the CMOS logic-input thresholds. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SOIC-16 |
| Category | Interface |
| Pins | 16 |
Ordering variants
Same part, different packaging or reel option.
SN74LV4052ADRDSN74LV4052ADRSN74LV4052ADRPWSN74LV4052ADRPWRSN74LV4052ADRRGYSN74LV4052ADRRGYRSN74LV4052ADRDYYSN74LV4052ADRDYYR
CAD (KiCad official)
- Symbol:
SN74LV4052ADR - Footprint:
Package_SO:SOIC-16_3.9x9.9mm_P1.27mm - 3D model: SOIC-16 (KiCad packages3D, STEP)
3D model downloads
Two STEP files. Same geometry, different body top:
| File | Size | Use it when |
|---|---|---|
sn74lv4052adr.step |
217 KB | You want the bare part, or you mark your own boards. |
sn74lv4052adr-etched.step |
2.7 MB | You want the part with SN74LV4052ADR already on it. |
The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 685 faces against 267 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (41 pp, sha256
b7def37edd210805, retrieved 2026-08-17, tier: manufacturer) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).