Loads on click. Unloads when scrolled away or the tab is hidden.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

PCB Footprint

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Loads on click. Unloads when scrolled away or the tab is hidden.
Download PDF
Contents

README

markdown

SN74HC541PWR

Texas Instruments · Buffer/Driver/Transceiver · TSSOP-20

SN74HC541PWR from Texas Instruments, in a TSSOP-20. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OE1 input Output enable 1 (active low). Both OE1 and OE2 must be low to enable the eight Y outputs; otherwise outputs are in the high-impedance state.
2 A1 input Channel 1 buffer input. CMOS logic input, V_IH >= 0.7*Vcc.
3 A2 input Channel 2 buffer input.
4 A3 input Channel 3 buffer input.
5 A4 input Channel 4 buffer input.
6 A5 input Channel 5 buffer input.
7 A6 input Channel 6 buffer input.
8 A7 input Channel 7 buffer input.
9 A8 input Channel 8 buffer input.
10 GND power_in Device ground reference (0 V).
11 Y8 tri_state Channel 8 buffered output. 3-state; drives +/-6 mA at Vcc=5 V. Hi-Z when either OE1 or OE2 is high.
12 Y7 tri_state Channel 7 buffered output. 3-state; drives +/-6 mA at Vcc=5 V.
13 Y6 tri_state Channel 6 buffered output. 3-state; drives +/-6 mA at Vcc=5 V.
14 Y5 tri_state Channel 5 buffered output. 3-state; drives +/-6 mA at Vcc=5 V.
15 Y4 tri_state Channel 4 buffered output. 3-state; drives +/-6 mA at Vcc=5 V.
16 Y3 tri_state Channel 3 buffered output. 3-state; drives +/-6 mA at Vcc=5 V.
17 Y2 tri_state Channel 2 buffered output. 3-state; drives +/-6 mA at Vcc=5 V.
18 Y1 tri_state Channel 1 buffered output. 3-state; drives +/-6 mA at Vcc=5 V.
19 OE2 input Output enable 2 (active low). Both OE1 and OE2 must be low to enable the eight Y outputs; otherwise outputs are Hi-Z.
20 VCC power_in Supply voltage, 2 V to 6 V (recommended). Absolute max 7 V. Bypass with 100 nF close to pin.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-20
Category Logic
Pins 20

Ordering variants

Same part, different packaging or reel option.

  • SN74HC541PWR
  • SN74HC541PWRDB
  • SN74HC541PWRDW
  • SN74HC541PWRN
  • SN74HC541PWRNS
  • SN74HC541PWRJ
  • SN74HC541PWRFK

CAD (KiCad official)

  • Symbol: SN74HC541PWR
  • Footprint: Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm
  • 3D model: TSSOP-20 (KiCad packages3D, STEP)

3D model downloads

Two STEP files. Same geometry, different body top:

File Size Use it when
sn74hc541pwr.step 267 KB You want the bare part, or you mark your own boards.
sn74hc541pwr-etched.step 2.7 MB You want the part with SN74HC541PWR already on it.

The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 703 faces against 327 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (34 pp, sha256 9d9bc06ae10f8f37, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF