Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN74ALVC245PW

Texas Instruments · Buffers, Drivers, Receivers, Transceivers · TSSOP-20

SN74ALVC245PW from Texas Instruments, in a TSSOP-20. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 DIR input Direction control input. LOW = data flows from B bus to A bus; HIGH = data flows from A bus to B bus. Referenced to VCC (1.65 V-3.6 V).
2 A1 bidirectional Channel-1 A-side bus I/O. Driven when OE=L and DIR=L; input when DIR=H. Hi-Z when OE=H. ±24-mA drive at VCC=3 V.
3 A2 bidirectional Channel-2 A-side bus I/O. Driven when OE=L and DIR=L; input when DIR=H. Hi-Z when OE=H.
4 A3 bidirectional Channel-3 A-side bus I/O. Driven when OE=L and DIR=L; input when DIR=H. Hi-Z when OE=H.
5 A4 bidirectional Channel-4 A-side bus I/O. Driven when OE=L and DIR=L; input when DIR=H. Hi-Z when OE=H.
6 A5 bidirectional Channel-5 A-side bus I/O. Driven when OE=L and DIR=L; input when DIR=H. Hi-Z when OE=H.
7 A6 bidirectional Channel-6 A-side bus I/O. Driven when OE=L and DIR=L; input when DIR=H. Hi-Z when OE=H.
8 A7 bidirectional Channel-7 A-side bus I/O. Driven when OE=L and DIR=L; input when DIR=H. Hi-Z when OE=H.
9 A8 bidirectional Channel-8 A-side bus I/O. Driven when OE=L and DIR=L; input when DIR=H. Hi-Z when OE=H.
10 GND power_in Ground reference (0 V) for the device.
11 B8 bidirectional Channel-8 B-side bus I/O. Driven when OE=L and DIR=H; input when DIR=L. Hi-Z when OE=H.
12 B7 bidirectional Channel-7 B-side bus I/O. Driven when OE=L and DIR=H; input when DIR=L. Hi-Z when OE=H.
13 B6 bidirectional Channel-6 B-side bus I/O. Driven when OE=L and DIR=H; input when DIR=L. Hi-Z when OE=H.
14 B5 bidirectional Channel-5 B-side bus I/O. Driven when OE=L and DIR=H; input when DIR=L. Hi-Z when OE=H.
15 B4 bidirectional Channel-4 B-side bus I/O. Driven when OE=L and DIR=H; input when DIR=L. Hi-Z when OE=H.
16 B3 bidirectional Channel-3 B-side bus I/O. Driven when OE=L and DIR=H; input when DIR=L. Hi-Z when OE=H.
17 B2 bidirectional Channel-2 B-side bus I/O. Driven when OE=L and DIR=H; input when DIR=L. Hi-Z when OE=H.
18 B1 bidirectional Channel-1 B-side bus I/O. Driven when OE=L and DIR=H; input when DIR=L. Hi-Z when OE=H.
19 ~{OE} input Active-low output enable. LOW = outputs active (transceiver enabled per DIR); HIGH = both A and B outputs high-impedance (buses isolated). Should be tied to VCC via pullup during power sequencing.
20 VCC power_in Positive supply. Recommended operating range 1.65 V to 3.6 V; absolute-max 4.6 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-20
Category Logic
Pins 20

Ordering variants

Same part, different packaging or reel option.

  • SN74ALVC245PW
  • SN74ALVC245PWR
  • SN74ALVC245PWDW
  • SN74ALVC245PWDWR
  • SN74ALVC245PWNSR
  • SN74ALVC245PWDGVR
  • SN74ALVC245PWRGYR

CAD (KiCad official)

  • Symbol: SN74ALVC245PW
  • Footprint: Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm
  • 3D model: TSSOP-20 (KiCad packages3D, STEP)
  • 3D model files: sn74alvc245pw-etched.step / sn74alvc245pw-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74alvc245pw.step / sn74alvc245pw.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (None pp, sha256 83dbaf25ff18161a, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF