Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

SN74AHCT86DR

Texas Instruments · Gates · SOIC-14

SN74AHCT86DR from Texas Instruments, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Gate 1, input A. TTL-compatible logic input for the first XOR gate. VIH >= 2 V, VIL <= 0.8 V, VI range 0 to 5.5 V.
2 1B input Gate 1, input B. TTL-compatible logic input for the first XOR gate. VIH >= 2 V, VIL <= 0.8 V.
3 1Y output Gate 1 output, Y = 1A XOR 1B. Push-pull CMOS output, IOH = -8 mA, IOL = 8 mA at VCC = 4.5 V.
4 2A input Gate 2, input A. TTL-compatible logic input for the second XOR gate.
5 2B input Gate 2, input B. TTL-compatible logic input for the second XOR gate.
6 2Y output Gate 2 output, Y = 2A XOR 2B. Push-pull CMOS output, IOH = -8 mA, IOL = 8 mA.
7 GND power_in Ground reference (0 V) for the device.
8 3Y output Gate 3 output, Y = 3A XOR 3B. Push-pull CMOS output, IOH = -8 mA, IOL = 8 mA.
9 3A input Gate 3, input A. TTL-compatible logic input for the third XOR gate.
10 3B input Gate 3, input B. TTL-compatible logic input for the third XOR gate.
11 4Y output Gate 4 output, Y = 4A XOR 4B. Push-pull CMOS output, IOH = -8 mA, IOL = 8 mA.
12 4A input Gate 4, input A. TTL-compatible logic input for the fourth XOR gate.
13 4B input Gate 4, input B. TTL-compatible logic input for the fourth XOR gate.
14 VCC power_in Supply voltage input. Recommended operating range 4.5 V to 5.5 V. Bypass to GND with a local decoupling capacitor.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-14
Category Logic
Pins 14

Ordering variants

Same part, different packaging or reel option.

  • SN74AHCT86DRD
  • SN74AHCT86DR
  • SN74AHCT86DRDB
  • SN74AHCT86DRDGV
  • SN74AHCT86DRN
  • SN74AHCT86DRNS
  • SN74AHCT86DRPW
  • SN74AHCT86DRRGY
  • SN74AHCT86DRBQA

CAD (KiCad official)

  • Symbol: SN74AHCT86DR
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOIC-14 (KiCad packages3D, STEP)
  • 3D model files: sn74ahct86dr-etched.step / sn74ahct86dr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74ahct86dr.step / sn74ahct86dr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (39 pp, sha256 b1c951250dbdefad, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF