component
SN65LBC184DR
Public Unreviewedby Ray
UMW RS-485 / RS-422 ICs, SOP-8. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Symbol & Footprint
Schematic Symbol
Open full view ↗PCB Footprint
Open full view ↗Datasheet
Open in new tab ↗Contents
README
markdownSN65LBC184DR
UMW · RS-485 / RS-422 ICs · SOP-8
SN65LBC184DR from UMW, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | R | output | Receiver output. Drives a logic-level representation of the differential bus (A-B): H when VID >= 0.2 V, L when VID <= -0.2 V, high-impedance when /RE is high. Fail-safe high output when bus inputs are open. |
| 2 | /RE | input | Receiver output enable, active low. When low the receiver R is enabled; when high R is placed in high-impedance state. |
| 3 | DE | input | Driver output enable, active high. When high the differential driver outputs A and B are enabled; when low they are placed in high-impedance state. |
| 4 | D | input | Driver data input. When DE is high, a logic H on D drives A high and B low; a logic L on D drives A low and B high. Ignored when DE is low. |
| 5 | GND | power_in | Device ground reference. All voltage measurements (except differential bus voltage) are referenced to this pin. |
| 6 | A | bidirectional | Non-inverting differential bus I/O. Driver non-inverting output and receiver non-inverting input, with integrated transient voltage suppression (400-W surge, +/-15 V continuous common-mode range) and 1/4 unit-load input impedance. |
| 7 | B | bidirectional | Inverting differential bus I/O. Driver inverting output and receiver inverting input, with integrated transient voltage suppression (400-W surge, +/-15 V continuous common-mode range) and 1/4 unit-load input impedance. |
| 8 | VCC | power_in | Supply voltage input, +5 V nominal (absolute maximum -0.5 V to 7 V). Disabled supply current is 300 uA max. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | UMW |
| Package | SOP-8 |
| Category | Interface |
| Pins | 8 |
Ordering variants
Same part, different packaging or reel option.
SN65LBC184DRDSN65LBC184DRSN65LBC184DRP
CAD (KiCad official)
- Symbol:
SN65LBC184DR - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOP-8 (KiCad packages3D, STEP)
3D model downloads
Two STEP files. Same geometry, different body top:
| File | Size | Use it when |
|---|---|---|
sn65lbc184dr.step |
122 KB | You want the bare part, or you mark your own boards. |
sn65lbc184dr-etched.step |
2.6 MB | You want the part with SN65LBC184DR already on it. |
The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 631 faces against 147 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: UMW datasheet (23 pp, sha256
53d77bcd7a987620, retrieved 2026-08-17, tier: lcsc) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).