SG2525AP013TR
Public Unreviewedby Ray
STMicroelectronics DC-DC Converters, SOIC-16. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Symbol & Footprint
Schematic Symbol
Open full view ↗PCB Footprint
Open full view ↗Datasheet
Open in new tab ↗Contents
README
markdownSG2525AP013TR
STMicroelectronics · DC-DC Converters · SOIC-16
SG2525AP013TR from STMicroelectronics, in a SOIC-16. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | INV.INPUT | input | Inverting input of the error amplifier. Common-mode input range includes the +5.1 V reference so external divider resistors are not required when regulating to VREF. |
| 2 | N.I.INPUT | input | Non-inverting input of the error amplifier. Typical input bias current 1 µA, input offset voltage 0.5 mV. |
| 3 | SYNC | bidirectional | Oscillator synchronization terminal. Allows multiple SG2525A units to be slaved together or the device to be synchronized to an external clock. Sync threshold ~2 V, sync input current ~1 mA at 3.5 V. |
| 4 | OSC.OUTPUT | output | Oscillator clock output. Provides the internal oscillator clock signal (blanking/clock pulse) for external use or synchronization of additional devices. |
| 5 | CT | passive | Oscillator timing capacitor connection. External CT to ground (0.001 µF to 0.1 µF) sets the oscillator frequency together with RT per f = 1/(CT·(0.7·RT + 3·RD)). |
| 6 | RT | passive | Oscillator timing resistor connection. External RT to ground (2 kΩ to 150 kΩ) sets the CT charging current, defining the oscillator frequency (100 Hz to 400 kHz range). |
| 7 | DISCHARGE | passive | Deadtime / discharge resistor terminal. A resistor RD (0 to 500 Ω) between CT (pin 5) and DISCHARGE sets the CT discharge time, providing adjustable deadtime between the two outputs. |
| 8 | SOFT-START | passive | Soft-start capacitor terminal. Internally source-pulled (~50 µA typical) to charge an external capacitor and ramp the PWM duty cycle from zero on start-up; also discharged during shutdown. |
| 9 | COMP | output | Error amplifier output / PWM comparator compensation node. Connect frequency compensation network here; also serves as an alternate shutdown pull-down (pulling to ground turns off the outputs). |
| 10 | SHUTDOWN | input | PWM shutdown input. A positive signal (threshold 0.6-1 V, typical 0.8 V) immediately terminates PWM output via the latch and begins discharging the soft-start capacitor (150 µA sink). Should not be left floating; tie low if unused. |
| 11 | OUTPUT A | output | Totem-pole PWM output A. Alternates with OUTPUT B at half the oscillator frequency. Capable of sourcing/sinking >200 mA (peak 400 mA), rise/fall times ~100/50 ns into 1 nF. VOH = VC − 1 V typ at 100 mA source. |
| 12 | GROUND | power_in | Signal / power ground reference for all internal circuitry and output stages. |
| 13 | VC | power_in | Collector supply for the totem-pole output driver stages. Separate from VI to allow the output drivers to be powered from a different rail (4.5 V to 35 V; absolute max 40 V). Bypass with 0.1 µF close to the pin. |
| 14 | OUTPUT B | output | Totem-pole PWM output B. Complementary alternating output to OUTPUT A (each at half the oscillator frequency). Capable of sourcing/sinking >200 mA (peak 400 mA); rise/fall ~100/50 ns into 1 nF. |
| 15 | +VI | power_in | Main IC supply voltage input (8 V to 35 V operation, absolute max 40 V). Powers the reference, oscillator, error amplifier and control logic. Typical supply current 14 mA. UVLO releases the outputs at 7 V typical. |
| 16 | VREF | power_out | Internal 5.1 V reference output (trimmed to ±1 %). Short-circuit limited to ~80 mA typical; load current 0 to 20 mA. Bypass with 0.1 µF to ground close to the pin. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | STMicroelectronics |
| Package | SOIC-16 |
| Category | PMIC |
| Pins | 16 |
Ordering variants
Same part, different packaging or reel option.
SG2525AP013TRSG2525AP013TRAN
CAD (KiCad official)
- Symbol:
SG2525AP013TR - Footprint:
Package_SO:SOIC-16_3.9x9.9mm_P1.27mm - 3D model: SOIC-16 (KiCad packages3D, STEP)
3D model downloads
Two STEP files. Same geometry, different body top:
| File | Size | Use it when |
|---|---|---|
sg2525ap013tr.step |
217 KB | You want the bare part, or you mark your own boards. |
sg2525ap013tr-etched.step |
3.3 MB | You want the part with SG2525AP013TR already on it. |
The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 797 faces against 267 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: STMicroelectronics datasheet (12 pp, sha256
8705894987220bb3, retrieved 2026-08-17, tier: lcsc) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).