PT7M3808G01TAEX
Public Unreviewedby Ray
Diodes Incorporated Supervisor and Reset ICs, SOT-23-6. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Symbol & Footprint
Schematic Symbol
Open full view ↗PCB Footprint
Open full view ↗Datasheet
Open in new tab ↗Contents
README
markdownPT7M3808G01TAEX
Diodes Incorporated · Supervisor and Reset ICs · SOT-23-6
PT7M3808G01TAEX from Diodes Incorporated, in a SOT-23-6. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | RESET | output | Active-low, open-drain RESET output. Driven to a low-impedance state when reset is asserted and remains asserted for the programmed delay after both SENSE rises above VIT and MR returns high. Requires an external pull-up (10kΩ to 1MΩ); the pull-up may be tied to a rail higher than VDD (up to 6.5V). Guaranteed VOL 0.3V @ IOL=0.4mA (1.3V<=VDD<1.8V) or 0.4V @ IOL=1.0mA (1.8V<=VDD<=6.5V); leakage <=300nA when not asserted. |
| 2 | GND | power_in | Device ground reference (0 V). |
| 3 | MR | input | Active-low manual reset input. Driving MR below 0.3VDD asserts RESET; MR must return above 0.7VDD to clear. Internally pulled up to VDD by a ~90kΩ (70k min) resistor, so the pin can be left floating if unused. Do not apply voltage above VDD. |
| 4 | CT | passive | Reset-delay programming pin. Three modes: (a) leave open -> fixed 20ms delay; (b) tie to VDD through 40k-200kΩ -> fixed 300ms delay; (c) tie an external capacitor (>=100pF) from CT to GND -> user-programmable delay 1.25ms-10s per CT(nF)=[tD(s)-0.5e-3]x175. Charged by an internal 220nA source to 1.23V. Absolute range -0.3V to VDD+0.5V; use low-leakage (ceramic) capacitors. |
| 5 | SENSE | input | Voltage-monitor input. RESET asserts when SENSE drops below the negative-going threshold VIT (0.405V typ on the G01 adjustable variant); the comparator has ~1.5% VIT hysteresis. Input current ±25nA max on G01. Recommended to add a 1nF-10nF bypass capacitor for noise immunity. Absolute range -0.3V to +7V. |
| 6 | VDD | power_in | Supply voltage, 1.7V to 6.5V (absolute max 7.0V). Typical quiescent current ~2.8µA at 3.3V. Place a 0.1µF ceramic decoupling capacitor close to this pin. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Diodes Incorporated |
| Package | SOT-23-6 |
| Category | PMIC |
| Pins | 6 |
Ordering variants
Same part, different packaging or reel option.
PT7M3808G01TAEXPT7M3808G01TAEXZC
CAD (KiCad official)
- Symbol:
PT7M3808G01TAEX - Footprint:
Package_TO_SOT_SMD:SOT-23-6 - 3D model: SOT-23-6 (KiCad packages3D, STEP)
3D model downloads
Two STEP files. Same geometry, different body top:
| File | Size | Use it when |
|---|---|---|
pt7m3808g01taex.step |
97 KB | You want the bare part, or you mark your own boards. |
pt7m3808g01taex-etched.step |
2.7 MB | You want the part with PT7M3808G01TAEX already on it. |
The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 667 faces against 117 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Diodes Incorporated datasheet (13 pp, sha256
56de409e252a0b54, retrieved 2026-08-17, tier: manufacturer) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).