component
MCP4728 Quad 12-Bit DAC
Public Unreviewedby Ray
Quad-channel 12-bit voltage-output DAC with EEPROM and I2C, keeps settings through power cycles.
3D Model
Open in new tab ↗
Symbol & Footprint
Schematic Symbol
Open full view ↗PCB Footprint
Open full view ↗Datasheet
Open in new tab ↗README
markdownMCP4728
Microchip · Digital-to-Analog Converter · MSOP-10
The MCP4728 is a quad-channel, 12-bit voltage-output DAC with an I2C interface and on-chip EEPROM. Each channel has a selectable internal 2.048 V reference or VDD reference and a programmable gain, and the EEPROM stores settings so outputs restore on power-up. It suits set-point generation, bias control, and calibration.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VDD | power_in | Positive supply voltage input, 2.7V to 5.5V. Also serves as the external voltage reference (VREF = VDD) when the external reference is selected. Bypass with a 0.1 µF ceramic capacitor to VSS. |
| 2 | SCL | input | I2C serial clock input. Open-drain, requires an external pull-up resistor to VDD. Supports Standard (100 kHz), Fast (400 kHz), and High-Speed (3.4 MHz) modes. |
| 3 | SDA | bidirectional | I2C serial data line. Open-drain, requires an external pull-up resistor to VDD. Bidirectional data line for reads/writes to DAC input registers and EEPROM. |
| 4 | LDAC | input | Active-low latch DAC input. A high-to-low transition transfers the contents of the input registers to the output DAC registers, updating all four analog outputs synchronously. Tie high if not used. |
| 5 | RDY/BSY | output | Ready/Busy status output. Indicates EEPROM programming status: high when the internal EEPROM write is complete (Ready), low while EEPROM is being programmed (Busy). Open-drain style status pin. |
| 6 | VOUT A | output | Analog voltage output for DAC channel A. Buffered rail-to-rail output; full-scale range is either VDD (external reference) or VREF/2·VREF (internal 2.048V reference with gain 1 or 2). Short-circuit current typ. 15 mA. |
| 7 | VOUT B | output | Analog voltage output for DAC channel B. Buffered rail-to-rail output; full-scale range is either VDD (external reference) or VREF/2·VREF (internal 2.048V reference with gain 1 or 2). |
| 8 | VOUT C | output | Analog voltage output for DAC channel C. Buffered rail-to-rail output; full-scale range is either VDD (external reference) or VREF/2·VREF (internal 2.048V reference with gain 1 or 2). |
| 9 | VOUT D | output | Analog voltage output for DAC channel D. Buffered rail-to-rail output; full-scale range is either VDD (external reference) or VREF/2·VREF (internal 2.048V reference with gain 1 or 2). |
| 10 | VSS | power_in | Ground / negative supply reference (0 V). |
Key specifications
| Parameter | Value |
|---|---|
| Resolution | 12-bit, 4 channels |
| Output | Voltage output (rail-to-rail) |
| Reference | Internal 2.048 V or VDD, per channel |
| Nonvolatile | EEPROM stores settings + power-on state |
| Interface | I2C (standard/fast/high-speed) |
| Supply voltage | 2.7 V to 5.5 V |
| Operating temperature | -40 C to 85 C |
CAD (KiCad official)
- Symbol:
mcp4728.kicad_sym - Footprint:
mcp4728.kicad_mod - 3D model: MSOP-10 body from KiCad
Package_SO/MSOP-10_3x3mm_P0.5mm.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Microchip datasheet (68 pp, sha256
7e6515c45a02ffe4, retrieved 2026-08-17, tier: manufacturer) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).