component
MC74ACT08DR2G
Public Unreviewedby Ray
onsemi Gates, SOIC-14. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Symbol & Footprint
Schematic Symbol
Open full view ↗PCB Footprint
Open full view ↗Datasheet
Open in new tab ↗Contents
README
markdownMC74ACT08DR2G
onsemi · Gates · SOIC-14
MC74ACT08DR2G from onsemi, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | 1A | input | Gate 1 input A. TTL-compatible logic input (VIH min 2.0 V, VIL max 0.8 V at VCC = 4.5-5.5 V). AND-combined with 1B to drive output 1Y. |
| 2 | 1B | input | Gate 1 input B. TTL-compatible logic input. AND-combined with 1A to drive output 1Y. |
| 3 | 1Y | output | Gate 1 output. Y = A AND B. Push-pull CMOS output; sources/sinks 24 mA (IOH = -24 mA, IOL = 24 mA at VCC = 4.5 V). |
| 4 | 2A | input | Gate 2 input A. TTL-compatible logic input. AND-combined with 2B to drive output 2Y. |
| 5 | 2B | input | Gate 2 input B. TTL-compatible logic input. AND-combined with 2A to drive output 2Y. |
| 6 | 2Y | output | Gate 2 output. Y = A AND B. Push-pull CMOS output rated 24 mA source/sink. |
| 7 | GND | power_in | Ground reference (0 V) for all four gates and internal logic. |
| 8 | 3Y | output | Gate 3 output. Y = A AND B. Push-pull CMOS output rated 24 mA source/sink. |
| 9 | 3B | input | Gate 3 input B. TTL-compatible logic input. AND-combined with 3A to drive output 3Y. |
| 10 | 3A | input | Gate 3 input A. TTL-compatible logic input. AND-combined with 3B to drive output 3Y. |
| 11 | 4Y | output | Gate 4 output. Y = A AND B. Push-pull CMOS output rated 24 mA source/sink. |
| 12 | 4B | input | Gate 4 input B. TTL-compatible logic input. AND-combined with 4A to drive output 4Y. |
| 13 | 4A | input | Gate 4 input A. TTL-compatible logic input. AND-combined with 4B to drive output 4Y. |
| 14 | VCC | power_in | Positive supply voltage. ACT recommended operating range 4.5-5.5 V (absolute max 7.0 V). Bypass with a 0.1 uF ceramic capacitor close to the pin. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | onsemi |
| Package | SOIC-14 |
| Category | Logic |
| Pins | 14 |
Ordering variants
Same part, different packaging or reel option.
MC74ACT08DR2GDGMC74ACT08DR2GMC74ACT08DR2GDTR2G
CAD (KiCad official)
- Symbol:
MC74ACT08DR2G - Footprint:
Package_SO:SOIC-14_3.9x8.7mm_P1.27mm - 3D model: SOIC-14 (KiCad packages3D, STEP)
3D model downloads
Two STEP files. Same geometry, different body top:
| File | Size | Use it when |
|---|---|---|
mc74act08dr2g.step |
195 KB | You want the bare part, or you mark your own boards. |
mc74act08dr2g-etched.step |
2.8 MB | You want the part with MC74ACT08DR2G already on it. |
The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 708 faces against 237 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: onsemi datasheet (8 pp, sha256
0cdeb419dbd601e6, retrieved 2026-08-17, tier: manufacturer) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).