MC33072DR2G
Public Made by Adomby adom
onsemi Operational Amplifier, SOIC-8. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗PCB Footprint
Open full view ↗Datasheet
Open in new tab ↗Contents
README
markdownMC33072DR2G
onsemi · Operational Amplifier · SOIC-8
MC33072DR2G from onsemi, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | Output 1 | output | Op-amp A output. All-NPN class-AB stage; drives up to 10,000 pF load with typical VOH ~14 V and VOL ~-14.7 V on +/-15 V supplies. Short-circuit current typically 30 mA (source/sink). |
| 2 | Input 1- | input | Op-amp A inverting input. Darlington bipolar input stage with typical input bias current 100 nA and 150 MOhm differential input resistance. Common-mode range VEE to (VCC-1.8 V). |
| 3 | Input 1+ | input | Op-amp A non-inverting input. Common-mode input range includes ground (VEE), enabling single-supply operation. Typical differential input capacitance 2.5 pF. |
| 4 | VEE | power_in | Negative supply / ground. For single-supply operation tie to GND; for split-supply use down to -22 V. Total VCC-to-VEE supply must not exceed 44 V. Typical supply current 1.9 mA per amplifier at +/-15 V. |
| 5 | Input 2+ | input | Op-amp B non-inverting input. Common-mode input range includes ground (VEE). Typical differential input capacitance 2.5 pF. |
| 6 | Input 2- | input | Op-amp B inverting input. Darlington bipolar input stage with typical input bias current 100 nA and 150 MOhm differential input resistance. |
| 7 | Output 2 | output | Op-amp B output. All-NPN class-AB stage; drives up to 10,000 pF load with typical VOH ~14 V and VOL ~-14.7 V on +/-15 V supplies. Short-circuit current typically 30 mA (source/sink). |
| 8 | VCC | power_in | Positive supply. Single-supply range 3.0 V to 44 V, or split-supply up to +22 V (with |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | onsemi |
| Package | SOIC-8 |
| Category | Op-amp/Cmp |
| Pins | 8 |
Ordering variants
Same part, different packaging or reel option.
MC33072DR2GDMC33072DR2GMC33072DR2GDGMC33072DR2GPMC33072DR2GPG
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Input Offset Voltage | VIO | 1 | 5 | mV | RS = 100 Ω, VCM = 0 V, VO = 0 V; VCC = +15 V, VEE = −15 V, TA = +25°C | 4 | |
| Input Offset Voltage | VIO | 1.5 | 5 | mV | RS = 100 Ω, VCM = 0 V, VO = 0 V; VCC = +5.0 V, VEE = 0 V, TA = +25°C | 4 | |
| Input Offset Voltage | VIO | 7 | mV | RS = 100 Ω, VCM = 0 V, VO = 0 V; VCC = +15 V, VEE = −15 V, TA = Tlow to Thigh | 4 | ||
| Input Bias Current | IIB | 100 | 500 | nA | VCM = 0 V, VO = 0 V, TA = +25°C | 4 | |
| Input Bias Current | IIB | 700 | nA | VCM = 0 V, VO = 0 V, TA = Tlow to Thigh | 4 | ||
| Input Offset Current | IIO | 6 | 75 | nA | VCM = 0 V, VO = 0 V, TA = +25°C | 4 | |
| Input Offset Current | IIO | 300 | nA | VCM = 0 V, VO = 0 V, TA = Tlow to Thigh | 4 | ||
| Large Signal Voltage Gain | AVOL | 25 | 100 | V/mV | VO = ±10 V, RL = 2.0 kΩ, TA = +25°C | 4 | |
| Large Signal Voltage Gain | AVOL | 20 | V/mV | VO = ±10 V, RL = 2.0 kΩ, TA = Tlow to Thigh | 4 | ||
| Output Voltage Swing High | VOH | 3.7 | 4 | V | VID = ±1.0 V; VCC = +5.0 V, VEE = 0 V, RL = 2.0 kΩ, TA = +25°C | 4 | |
| Output Voltage Swing High | VOH | 13.6 | 14 | V | VID = ±1.0 V; VCC = +15 V, VEE = −15 V, RL = 10 kΩ, TA = +25°C | 4 | |
| Output Voltage Swing High | VOH | 13.4 | V | VID = ±1.0 V; VCC = +15 V, VEE = −15 V, RL = 2.0 kΩ, TA = Tlow to Thigh | 4 | ||
| Output Voltage Swing Low | VOL | 0.1 | 0.3 | V | VID = ±1.0 V; VCC = +5.0 V, VEE = 0 V, RL = 2.0 kΩ, TA = +25°C | 4 | |
| Output Voltage Swing Low | VOL | -14.7 | -14.3 | V | VID = ±1.0 V; VCC = +15 V, VEE = −15 V, RL = 10 kΩ, TA = +25°C | 4 | |
| Output Voltage Swing Low | VOL | -13.5 | V | VID = ±1.0 V; VCC = +15 V, VEE = −15 V, RL = 2.0 kΩ, TA = Tlow to Thigh | 4 | ||
| Output Short Circuit Current Source | ISC | 10 | 30 | mA | VID = 1.0 V, VO = 0 V, TA = 25°C | 4 | |
| Output Short Circuit Current Sink | ISC | 20 | 30 | mA | VID = 1.0 V, VO = 0 V, TA = 25°C | 4 | |
| Common Mode Rejection | CMR | 70 | 97 | dB | RS ≤ 10 kΩ, VCM = VICR, TA = 25°C | 4 | |
| Power Supply Rejection | PSR | 70 | 97 | dB | RS = 100 Ω; VCC/VEE = +16.5 V/−16.5 V to +13.5 V/−13.5 V, TA = 25°C | 4 | |
| Power Supply Current (Per Amplifier, No Load) | ID | 1.6 | 2 | mA | VCC = +5.0 V, VEE = 0 V, VO = +2.5 V, TA = +25°C | 4 | |
| Power Supply Current (Per Amplifier, No Load) | ID | 1.9 | 2.5 | mA | VCC = +15 V, VEE = −15 V, VO = 0 V, TA = +25°C | 4 | |
| Power Supply Current (Per Amplifier, No Load) | ID | 2.8 | mA | VCC = +15 V, VEE = −15 V, VO = 0 V, TA = Tlow to Thigh | 4 | ||
| Slew Rate | SR | 8 | 10 | V/s | Vin = −10 V to +10 V, RL = 2.0 kΩ, CL = 500 pF, AV = +1.0 | 5 | |
| Gain Bandwidth Product | GBW | 3.5 | 4.5 | MHz | f = 100 kHz | 5 | |
| Supply Voltage (VEE to VCC) | VS | 44 | V | 3 | |||
| Operating Junction Temperature | TJ | 150 | °C | 3 | |||
| Storage Temperature Range | Tstg | -60 | 150 | °C | 3 | ||
| ESD Capability Human Body Model | ESDHBM | 2000 | V | Dual and Quad device, per AEC-Q100-002 | 3 | ||
| ESD Capability Machine Model | ESDMM | 200 | V | Dual and Quad device, per AEC-Q100-003 | 3 | ||
| Single Supply Operating Voltage | VS | 3 | 44 | V | Wide single supply operation (features list) | 1 |
CAD (KiCad official)
- Symbol:
MC33072DR2G - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files:
mc33072dr2g-etched.step/mc33072dr2g-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);mc33072dr2g.step/mc33072dr2g.glbare the bare package body.
3D model downloads
Two STEP files. Same geometry, different body top:
| File | Size | Use it when |
|---|---|---|
mc33072dr2g.step |
122 KB | You want the bare part, or you mark your own boards. |
mc33072dr2g-etched.step |
2.5 MB | You want the part with MC33072DR2G already on it. |
The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 612 faces against 147 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: onsemi datasheet (26 pp, sha256
bac1389f1389705f, retrieved 2026-08-17, tier: manufacturer) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).