component

LD1117S12TR

Public Unreviewed

by Ray

STMicroelectronics Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOT-223-3. Datasheet-verified pinout, KiCad symbol/footprint/3D.

componentpmicld1117s12tr
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗

Symbol & Footprint

Schematic Symbol

Open full view ↗

PCB Footprint

Open full view ↗
Contents

README

markdown

LD1117S12TR

STMicroelectronics · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-223-3

LD1117S12TR from STMicroelectronics, in a SOT-223-3. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 GND power_in Ground / common return. Reference for the internal 1.25 V bandgap and the fixed 1.2 V output.
2 VOUT power_out Regulated 1.2 V output. Supplies up to 800 mA. Requires a minimum 10 µF capacitor to ground for loop stability. Internally connected to the SOT-223 tab.
3 VIN power_in Unregulated DC input supply. Absolute maximum 15 V (18 V when IOUT < 20 mA). Must be at least ~1 V above VOUT for regulation. A 100 nF bypass capacitor to GND is recommended.
4 TAB power_out Metal tab used for heat sinking, internally connected to VOUT. Solder to a copper pour on the PCB to improve thermal dissipation.

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package SOT-223-3
Category PMIC
Pins 4

Ordering variants

Same part, different packaging or reel option.

  • LD1117S12TR
  • LD1117S12TRD
  • LD1117S12TRDT
  • LD1117S12TRV

CAD (KiCad official)

  • Symbol: LD1117S12TR
  • Footprint: Package_TO_SOT_SMD:SOT-223-3_TabPin2
  • 3D model: SOT-223-3 (KiCad packages3D, STEP)

3D model downloads

Two STEP files. Same geometry, different body top:

File Size Use it when
ld1117s12tr.step 64 KB You want the bare part, or you mark your own boards.
ld1117s12tr-etched.step 1.5 MB You want the part with LD1117S12TR already on it.

The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 404 faces against 75 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (44 pp, sha256 1b80923ec6ca9161, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF