L78L05ACD13TR
Public Unreviewedby Ray
STMicroelectronics Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOIC-8. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Symbol & Footprint
Schematic Symbol
Open full view ↗PCB Footprint
Open full view ↗Datasheet
Open in new tab ↗Contents
README
markdownL78L05ACD13TR
STMicroelectronics · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOIC-8
L78L05ACD13TR from STMicroelectronics, in a SOIC-8. Pinout and pin descriptions extracted from the datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VOUT | power_out | Regulated +5 V output. Delivers up to 100 mA. A 0.1 µF ceramic capacitor to GND is recommended for output stability and transient response. |
| 2 | GND | power_in | Ground return. Pins 2, 3, 6 and 7 are internally connected to the die-attach flag for enhanced thermal dissipation and must all be tied to the PCB ground plane. |
| 3 | GND | power_in | Ground return, internally commoned with pins 2, 6, 7 and the die-attach flag for thermal dissipation. |
| 4 | NC | unconnected | No internal connection. Leave floating or tie to GND at the user's discretion. |
| 5 | NC | unconnected | No internal connection. Leave floating or tie to GND at the user's discretion. |
| 6 | GND | power_in | Ground return, internally commoned with pins 2, 3, 7 and the die-attach flag for thermal dissipation. |
| 7 | GND | power_in | Ground return, internally commoned with pins 2, 3, 6 and the die-attach flag for thermal dissipation. |
| 8 | VIN | power_in | Unregulated DC input. Absolute maximum 30 V for the 5 V variant (VO = 3.3 to 9 V range, Table 1). A 0.33 µF ceramic capacitor to GND close to the pin is recommended when the regulator is located far from the input filter. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | STMicroelectronics |
| Package | SOIC-8 |
| Category | PMIC |
| Pins | 8 |
Ordering variants
Same part, different packaging or reel option.
L78L05ACD13TRDL78L05ACD13TRL78L05ACD13TRZL78L05ACD13TRAZL78L05ACD13TRU
CAD (KiCad official)
- Symbol:
L78L05ACD13TR - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
3D model downloads
Two STEP files. Same geometry, different body top:
| File | Size | Use it when |
|---|---|---|
l78l05acd13tr.step |
122 KB | You want the bare part, or you mark your own boards. |
l78l05acd13tr-etched.step |
2.4 MB | You want the part with L78L05ACD13TR already on it. |
The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 601 faces against 147 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: STMicroelectronics datasheet (47 pp, sha256
385835a89181b63c, retrieved 2026-08-17, tier: lcsc) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).