GD32E230C8T6
Public Unreviewedby Ray
GigaDevice Semicon Beijing Microcontrollers (MCU/MPU/SOC), LQFP-48(7x7). Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Symbol & Footprint
Schematic Symbol
Open full view ↗PCB Footprint
Open full view ↗Datasheet
Open in new tab ↗Contents
README
markdownGD32E230C8T6
GigaDevice Semicon Beijing · Microcontrollers (MCU/MPU/SOC) · LQFP-48(7x7)
GD32E230C8T6 from GigaDevice Semicon Beijing, in a LQFP-48(7x7). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VDD | power_in | Digital power supply, 1.8-3.6 V. Bypass with a 100 nF ceramic close to the pin. |
| 2 | PC13/TAMPER-RTC | bidirectional | General-purpose I/O port C bit 13. Alternate/additional: RTC_TAMP0, RTC_TS, RTC_OUT, WKUP1. |
| 3 | PC14/OSC32IN | bidirectional | GPIO PC14 or 32.768 kHz LXTAL crystal input (OSC32IN). |
| 4 | PC15/OSC32OUT | bidirectional | GPIO PC15 or 32.768 kHz LXTAL crystal output (OSC32OUT). |
| 5 | PF0-OSCIN | bidirectional | GPIO PF0 (5 V tolerant). Alternate: I2C0_SDA. Additional: HXTAL crystal input (OSCIN). |
| 6 | PF1-OSCOUT | bidirectional | GPIO PF1 (5 V tolerant). Alternate: I2C0_SCL. Additional: HXTAL crystal output (OSCOUT). |
| 7 | NRST | bidirectional | Active-low bidirectional device reset. Internal weak pull-up; drives low during internal resets. Tie to VDD via 10 kΩ or leave floating with 100 nF to VSS for glitch immunity. |
| 8 | VSSA | power_in | Analog ground reference for ADC and comparator. Tie to the analog ground plane; connect to VSS at a single star point. |
| 9 | VDDA | power_in | Analog supply for ADC, reset block, PLL, comparator. 1.8-3.6 V. Filter with 100 nF + 1 µF to VSSA. |
| 10 | PA0-WKUP | bidirectional | GPIO PA0. Alt: USART0_CTS, USART1_CTS, CMP_OUT, I2C1_SCL. Additional: ADC_IN0, CMP_IM6, RTC_TAMP1, WKUP0. |
| 11 | PA1 | bidirectional | GPIO PA1. Alt: USART0_RTS, USART1_RTS, I2C1_SDA, EVENTOUT, TIMER14_CH0_ON. Additional: ADC_IN1, CMP_IP. |
| 12 | PA2 | bidirectional | GPIO PA2. Alt: USART0_TX, USART1_TX, TIMER14_CH0. Additional: ADC_IN2, CMP_IM7. |
| 13 | PA3 | bidirectional | GPIO PA3. Alt: USART0_RX, USART1_RX, TIMER14_CH1. Additional: ADC_IN3. |
| 14 | PA4 | bidirectional | GPIO PA4. Alt: SPI0_NSS, I2S0_WS, USART0_CK, USART1_CK, TIMER13_CH0, SPI1_NSS. Additional: ADC_IN4, CMP_IM4. |
| 15 | PA5 | bidirectional | GPIO PA5. Alt: SPI0_SCK, I2S0_CK. Additional: ADC_IN5, CMP_IM5. |
| 16 | PA6 | bidirectional | GPIO PA6. Alt: SPI0_MISO, I2S0_MCK, TIMER2_CH0, TIMER0_BRKIN, TIMER15_CH0, EVENTOUT, CMP_OUT. Additional: ADC_IN6. |
| 17 | PA7 | bidirectional | GPIO PA7. Alt: SPI0_MOSI, I2S0_SD, TIMER2_CH1, TIMER13_CH0, TIMER0_CH0_ON, TIMER16_CH0, EVENTOUT. Additional: ADC_IN7. |
| 18 | PB0 | bidirectional | GPIO PB0. Alt: TIMER2_CH2, TIMER0_CH1_ON, USART1_RX, EVENTOUT. Additional: ADC_IN8. |
| 19 | PB1 | bidirectional | GPIO PB1. Alt: TIMER2_CH3, TIMER13_CH0, TIMER0_CH2_ON, SPI1_SCK. Additional: ADC_IN9. |
| 20 | PB2 | bidirectional | GPIO PB2 (5 V tolerant). Alt: TIMER2_ETI. |
| 21 | PB10 | bidirectional | GPIO PB10 (5 V tolerant). Alt: I2C0_SCL, I2C1_SCL, SPI1_IO2, SPI1_SCK. |
| 22 | PB11 | bidirectional | GPIO PB11 (5 V tolerant). Alt: I2C0_SDA, I2C1_SDA, EVENTOUT, SPI1_IO3. |
| 23 | VSS | power_in | Digital ground return. |
| 24 | VDD | power_in | Digital power supply, 1.8-3.6 V. Bypass with a 100 nF ceramic close to the pin. |
| 25 | PB12 | bidirectional | GPIO PB12 (5 V tolerant). Alt: SPI0_NSS, SPI1_NSS, TIMER0_BRKIN, I2C1_SMBA, EVENTOUT. |
| 26 | PB13 | bidirectional | GPIO PB13 (5 V tolerant). Alt: SPI0_SCK, SPI1_SCK, TIMER0_CH0_ON, I2C1_TXFRAME, I2C1_SCL. |
| 27 | PB14 | bidirectional | GPIO PB14 (5 V tolerant). Alt: SPI0_MISO, SPI1_MISO, TIMER0_CH1_ON, TIMER14_CH0, I2C1_SDA. |
| 28 | PB15 | bidirectional | GPIO PB15 (5 V tolerant). Alt: SPI0_MOSI, SPI1_MOSI, TIMER0_CH2_ON, TIMER14_CH0_ON, TIMER14_CH1. Additional: RTC_REFIN, WKUP6. |
| 29 | PA8 | bidirectional | GPIO PA8 (5 V tolerant). Alt: USART0_CK, TIMER0_CH0, CK_OUT, USART1_TX, EVENTOUT. |
| 30 | PA9 | bidirectional | GPIO PA9 (5 V tolerant). Alt: USART0_TX, TIMER0_CH1, TIMER14_BRKIN, I2C0_SCL, CK_OUT. |
| 31 | PA10 | bidirectional | GPIO PA10 (5 V tolerant). Alt: USART0_RX, TIMER0_CH2, TIMER16_BRKIN, I2C0_SDA. |
| 32 | PA11 | bidirectional | GPIO PA11 (5 V tolerant). Alt: USART0_CTS, TIMER0_CH3, CMP_OUT, EVENTOUT, SPI1_IO2, I2C0_SMBA, I2C1_SCL. |
| 33 | PA12 | bidirectional | GPIO PA12 (5 V tolerant). Alt: USART0_RTS, TIMER0_ETI, EVENTOUT, SPI1_IO3, I2C0_TXFRAME, I2C1_SDA. |
| 34 | PA13 | bidirectional | GPIO PA13 (5 V tolerant). Alt: SWDIO (Serial Wire Debug data), IFRP_OUT, SPI1_MISO. Defaults to SWDIO after reset. |
| 35 | PF6 | bidirectional | GPIO PF6 (5 V tolerant). Alt: I2C0_SCL, I2C1_SCL. |
| 36 | PF7 | bidirectional | GPIO PF7 (5 V tolerant). Alt: I2C0_SDA, I2C1_SDA. |
| 37 | PA14 | bidirectional | GPIO PA14 (5 V tolerant). Alt: USART0_TX, USART1_TX, SWCLK (Serial Wire Debug clock), SPI1_MOSI. Defaults to SWCLK after reset. |
| 38 | PA15 | bidirectional | GPIO PA15 (5 V tolerant). Alt: SPI0_NSS, I2S0_WS, USART0_RX, USART1_RX, SPI1_NSS, EVENTOUT. |
| 39 | PB3 | bidirectional | GPIO PB3 (5 V tolerant). Alt: SPI0_SCK, I2S0_CK, EVENTOUT. |
| 40 | PB4 | bidirectional | GPIO PB4 (5 V tolerant). Alt: SPI0_MISO, I2S0_MCK, TIMER2_CH0, EVENTOUT, I2C0_TXFRAME, TIMER16_BRKIN. |
| 41 | PB5 | bidirectional | GPIO PB5 (5 V tolerant). Alt: SPI0_MOSI, I2S0_SD, I2C0_SMBA, TIMER15_BRKIN, TIMER2_CH1. Additional: WKUP5. |
| 42 | PB6 | bidirectional | GPIO PB6 (5 V tolerant). Alt: I2C0_SCL, USART0_TX, TIMER15_CH0_ON. |
| 43 | PB7 | bidirectional | GPIO PB7 (5 V tolerant). Alt: I2C0_SDA, USART0_RX, TIMER16_CH0_ON. |
| 44 | BOOT0 | input | Boot-mode select input. Sampled at reset with BOOT1 (option byte) to choose between main flash, system memory bootloader, or SRAM as the boot area. |
| 45 | PB8 | bidirectional | GPIO PB8 (5 V tolerant). Alt: I2C0_SCL, TIMER15_CH0. |
| 46 | PB9 | bidirectional | GPIO PB9 (5 V tolerant). Alt: I2C0_SDA, IFRP_OUT, TIMER16_CH0, EVENTOUT, I2S0_MCK, SPI1_NSS. |
| 47 | VSS | power_in | Digital ground return. |
| 48 | VDD | power_in | Digital power supply, 1.8-3.6 V. Bypass with a 100 nF ceramic close to the pin. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | GigaDevice Semicon Beijing |
| Package | LQFP-48(7x7) |
| Category | MCU |
| Pins | 48 |
Ordering variants
Same part, different packaging or reel option.
GD32E230C8T6C4T6GD32E230C8T6C6T6GD32E230C8T6GD32E230C8T6K4T6GD32E230C8T6K6T6GD32E230C8T6K8T6GD32E230C8T6K4U6GD32E230C8T6K6U6GD32E230C8T6K8U6GD32E230C8T6G4U6GD32E230C8T6G6U6GD32E230C8T6G8U6GD32E230C8T6F4P6GD32E230C8T6F6P6GD32E230C8T6F8P6GD32E230C8T6F4V6GD32E230C8T6F6V6GD32E230C8T6F8V6
CAD (KiCad official)
- Symbol:
GD32E230C8T6 - Footprint:
Package_QFP:LQFP-48_7x7mm_P0.5mm - 3D model: LQFP-48(7x7) (KiCad packages3D, STEP)
3D model downloads
Two STEP files. Same geometry, different body top:
| File | Size | Use it when |
|---|---|---|
gd32e230c8t6.step |
617 KB | You want the bare part, or you mark your own boards. |
gd32e230c8t6-etched.step |
4.9 MB | You want the part with GD32E230C8T6 already on it. |
The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 1205 faces against 747 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: GigaDevice Semicon Beijing datasheet (73 pp, sha256
42f3636c1930b957, retrieved 2026-08-17, tier: lcsc) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).