Symbol & Footprint

Schematic Symbol

Open full view ↗

PCB Footprint

Open full view ↗
Contents

README

markdown

FBC4056YESOP8G

Full Way · Battery Management · ESOP-8

FBC4056YESOP8G from Full Way, in a ESOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 TS input Battery temperature sense/protection input. Connect through an external NTC thermistor and pull-up divider to VCC. Chip suspends charging when V(TS) is outside the OTPL=45%*VCC to OTPH=80%*VCC window. Tie TS to GND to disable the temperature protection function.
2 PROG input Charge-current program pin. A resistor R_PROG from PROG to GND sets the constant-current charge current: I_BAT = 1000V / R_PROG (minimum R_PROG = 0.8 kOhm). V(PROG) is regulated to 1V in constant-current mode and 0.1V in trickle-charge mode; used internally for C/10 charge termination detection.
3 GND power_in Power/signal ground return for the charger.
4 VCC power_in Charger positive supply input, typically 4.5V-5.5V (5V nominal, 8V absolute max). Bypass with 2.2uF to GND. Charging starts only when VCC is above the UVLO threshold (~3.73V rising) and at least 144mV above V(BAT); the part enters low-power sleep mode when VCC falls below UVLO or within 94mV of V(BAT).
5 VBAT power_out Battery positive terminal. Supplies up to 1000mA charge current and regulates to 4.2V float voltage. In standby or with VCC absent, leakage from this pin is <3uA. Automatic re-charge cycle starts when V(BAT) falls below ~4.0V (float minus 210mV).
6 STDBY output Charge-complete (standby) status indicator, open-drain. Pulled low (V_OL <= 0.3V at 5mA) when charging has terminated to illuminate the 'done' LED; high-impedance while charging is in progress.
7 CHRG output Charge-in-progress status indicator, open-drain. Pulled low (V_OL <= 0.3V at 5mA) while the battery is charging; high-impedance when charging is complete. If no battery is connected the pin blinks to indicate a missing/poor battery connection. Leave floating or tie to GND if unused.
8 CE input Chip enable. Tie to VCC (or leave floating) for normal charging operation; tie to GND to disable the charger. Absolute range -0.3V to 8V.

Key specifications

Parameter Value
Manufacturer Full Way
Package ESOP-8
Category PMIC
Pins 8

Ordering variants

Same part, different packaging or reel option.

  • FBC4056YESOP8G
  • FBC4056YESOP8G/TR

CAD (KiCad official)

  • Symbol: FBC4056YESOP8G
  • Footprint: Package_SO:SOIC-8-1EP_3.9x4.9mm_P1.27mm_EP2.41x3.3mm
  • 3D model: ESOP-8 (KiCad packages3D, STEP)

3D model downloads

Two STEP files. Same geometry, different body top:

File Size Use it when
fbc4056yesop8g.step 193 KB You want the bare part, or you mark your own boards.
fbc4056yesop8g-etched.step 2.7 MB You want the part with FBC4056YESOP8G already on it.

The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 663 faces against 63 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Full Way datasheet (9 pp, sha256 1becd0512c73fc8f, retrieved 2026-08-17, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF