Symbol & Footprint

Schematic Symbol

Open full view ↗

PCB Footprint

Open full view ↗
Contents

README

markdown

DW01A

PUOLOP · Battery Management · SOT-23-6L

DW01A from PUOLOP, in a SOT-23-6L. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OD output Gate drive output for the discharge-control MOSFET. Output 'H' is VCC-0.2V typical (sourcing 10µA at VCC=3.9V); output 'L' is 0.2V typical (sinking 10µA at VCC=2V). Driven low to disable discharge during overdischarge or overcurrent events.
2 VM input Current-sense / charger-detect input. Monitors the voltage across the two series discharge/charge FETs to detect overcurrent (VEDI = 150mV typ) and short-circuit (Vshort = 1.36V typ) events, and to detect charger connection (V0CHA = 1.2V min). Absolute max VDD-24V to VDD+0.3V.
3 OC output Gate drive output for the charge-control MOSFET. Output 'H' is VCC-0.02V typical (sourcing 10µA at VCC=3.9V). Driven low (toward VM) to disable charging during overcharge events.
4 TD input Factory test pin used to reduce internal delay times for production testing. Leave unconnected (or tie per manufacturer application circuit) in normal operation.
5 VCC power_in Positive supply pin, connected to the cell's positive terminal through a series resistor R1 (typ 100Ω) with a 0.1µF bypass capacitor to GND. Absolute max VDD range −0.3V to +10V; typical operating voltage 1.8V to ~4.35V from a single Li-ion cell.
6 GND power_in Ground / VSS reference, tied to the cell's negative terminal (pack internal negative, upstream of the protection FETs).

Key specifications

Parameter Value
Manufacturer PUOLOP
Package SOT-23-6L
Category PMIC
Pins 6

Ordering variants

Same part, different packaging or reel option.

  • DW01A

CAD (KiCad official)

  • Symbol: DW01A
  • Footprint: Package_TO_SOT_SMD:SOT-23-6
  • 3D model: SOT-23-6L (KiCad packages3D, STEP)

3D model downloads

Two STEP files. Same geometry, different body top:

File Size Use it when
dw01a.step 97 KB You want the bare part, or you mark your own boards.
dw01a-etched.step 1.0 MB You want the part with DW01A already on it.

The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 271 faces against 117 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: PUOLOP datasheet (7 pp, sha256 37348f602e5e5d50, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF