Symbol & Footprint

Schematic Symbol

Open full view ↗

PCB Footprint

Open full view ↗
Contents

README

markdown

DRV8801

Texas Instruments · Brushed DC motor driver · HTSSOP-16

Single H-bridge driver for one brushed DC motor from an 8 to 36 V supply, delivering up to 2.8 A. A PHASE pin sets direction and ENABLE drives PWM, while a SENSE pin plus VPROPI give a proportional current-sense output for torque control, and an nFAULT flag reports overcurrent, overtemperature, and undervoltage. An internal charge pump (CP1/CP2/VCP) drives the high-side gates, and nSLEEP powers it down. The PowerPAD carries heat into the board. A full-featured single-motor driver.

Pinout

Pin Name Type Function
1 nFAULT output Fault indication. Pulled logic low with fault condition. Open-drain output requires an external pullup resistor. VOL = 0.4 V max at Isink = 1 mA.
2 MODE1 input Mode 1 logic input. Combined with MODE2 selects the decay/mode behavior of the H-bridge.
3 PHASE input Phase logic input. Controls the direction of the H-bridge output. Logic-level input referenced to VDD (0-5.5 V).
4 GND power_in Device ground.
5 nSLEEP input Sleep-mode input. Logic high enables the device; logic low enters low-power sleep mode. Internal pulldown resistor. VIH = 2.7 V, VIL = 0.8 V.
6 ENABLE input Enable logic input. Set high to enable the H-bridge; can also be pulsed for PWM current control (0-100 kHz).
7 OUT+ output DMOS H-bridge output. Connect to one motor terminal. Rated ±2.8 A peak, RDS(on) ~0.4 Ω typical.
8 SENSE bidirectional Sense power return. Connect low-side H-bridge return through a sense resistor (e.g. 0.2 Ω) to ground; internally sensed to drive VPROPI current-monitor output. VSense range -500 to +500 mV; VTRP = 500 mV.
9 VBB power_in Driver supply voltage, 8-36 V (abs-max 40 V). Bypass to GND with 0.1-µF ceramic capacitors plus a bulk capacitor rated for VBB.
10 OUT- output DMOS H-bridge output. Connect to the other motor terminal. Rated ±2.8 A peak, RDS(on) ~0.4 Ω typical.
11 CP1 passive Charge pump switching node. Connect a 0.1-µF X7R ceramic capacitor rated for VBB between CP1 and CP2.
12 CP2 passive Charge pump switching node. Connect a 0.1-µF X7R ceramic capacitor rated for VBB between CP1 and CP2.
13 GND power_in Device ground.
14 VCP passive Charge pump reservoir capacitor pin. Connect an X7R, 0.1-µF, 16-V ceramic capacitor to VBB. Charge pump voltage abs-max VBB+17 V.
15 VPROPI output Voltage output proportional to winding (motor) current, driven by an internal differential amplifier with gain DAGain = 5 V/V (over Sense = 0.1-0.4 V). Suitable for feeding an external ADC for current monitoring.
16 MODE2 input Mode 2 logic input. Combined with MODE1 selects the decay/mode behavior of the H-bridge.
17 PowerPAD power_in Exposed pad for thermal dissipation. Connect to ground.

Key specifications

Parameter Value
Type Brushed DC motor driver (single H-bridge)
Supply (VBB) 8-36 V
Output current 2.8 A
Control PHASE (direction) + ENABLE (PWM)
Current sense Proportional output (VPROPI)
Diagnostics nFAULT (OCP, OTP, UVLO)
Package HTSSOP-16 (PowerPAD)

Ordering variants

Same part, different packaging or reel option.

  • DRV8801PWP (HTSSOP-16)
  • DRV8801PWPR (HTSSOP-16, tape & reel)

CAD (KiCad official)

  • Symbol: Driver_Motor:DRV8801PWP (KiCad official)
  • Footprint: Package_SO:HTSSOP-16-1EP_4.4x5mm_P0.65mm_EP3.4x5mm_Mask3x3mm_ThermalVias
  • 3D model: HTSSOP-16 PowerPAD (KiCad packages3D, STEP)

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (39 pp, sha256 2a6e17a5def32c61, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF