DG201BDY-T1-E3
Public Unreviewedby Ray
Vishay Analog Switches, Multiplexers, SOIC-16. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Symbol & Footprint
Schematic Symbol
Open full view ↗PCB Footprint
Open full view ↗Datasheet
Open in new tab ↗Contents
README
markdownDG201BDY-T1-E3
Vishay · Analog Switches, Multiplexers · SOIC-16
DG201BDY-T1-E3 from Vishay, in a SOIC-16. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | IN1 | input | Digital control input for switch 1. TTL/CMOS compatible: VINL <= 0.8 V, VINH >= 2.4 V. For DG201B (normally-closed): logic 0 = switch ON, logic 1 = switch OFF. |
| 2 | D1 | passive | Drain terminal of analog switch 1. Bidirectional analog signal path; RDS(on) typ 45 Ω. Analog signal range ±15 V with ±15 V supplies. |
| 3 | S1 | passive | Source terminal of analog switch 1. Bidirectional analog signal path to D1 when switch is ON. Peak current 100 mA (pulsed), 30 mA continuous. |
| 4 | V- | power_in | Negative supply rail. Typically -15 V (dual supply) or 0 V (single supply). V+ to V- must not exceed 44 V. Operating range V+ to V- = 4.5 V to 44 V. |
| 5 | GND | power_in | Ground / logic reference. Maximum 25 V referenced to V-. Digital input thresholds are referenced to GND. |
| 6 | S4 | passive | Source terminal of analog switch 4. Bidirectional analog signal path to D4 when switch is ON. |
| 7 | D4 | passive | Drain terminal of analog switch 4. Bidirectional analog signal path; RDS(on) typ 45 Ω. |
| 8 | IN4 | input | Digital control input for switch 4. TTL/CMOS compatible (VIL <= 0.8 V, VIH >= 2.4 V). Input current ±1 µA max. |
| 9 | IN3 | input | Digital control input for switch 3. TTL/CMOS compatible (VIL <= 0.8 V, VIH >= 2.4 V). |
| 10 | D3 | passive | Drain terminal of analog switch 3. Bidirectional analog signal path; RDS(on) typ 45 Ω. |
| 11 | S3 | passive | Source terminal of analog switch 3. Bidirectional analog signal path to D3 when switch is ON. |
| 12 | NC | unconnected | No internal connection. Leave floating or tie to any convenient potential. |
| 13 | V+ | power_in | Positive supply rail. Typically +15 V (dual supply) or up to +25 V (single supply). V+ to V- must not exceed 44 V. Positive supply current I+ 50 µA max. |
| 14 | S2 | passive | Source terminal of analog switch 2. Bidirectional analog signal path to D2 when switch is ON. |
| 15 | D2 | passive | Drain terminal of analog switch 2. Bidirectional analog signal path; RDS(on) typ 45 Ω. |
| 16 | IN2 | input | Digital control input for switch 2. TTL/CMOS compatible (VIL <= 0.8 V, VIH >= 2.4 V). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Vishay |
| Package | SOIC-16 |
| Category | Interface |
| Pins | 16 |
Ordering variants
Same part, different packaging or reel option.
DG201BDY-T1-E3DG201BDY-T1-E3DY-E3DG201BDY-T1-E3DJDG201BDY-T1-E3DJ-E3DG201BDY-T1-E3DQDG201BDY-T1-E3DQ-E3DG201BDY-T1-E3DQ-T1DG201BDY-T1-E3DQ-T1-E3DG201BDY-T1-E3AK
CAD (KiCad official)
- Symbol:
DG201BDY-T1-E3 - Footprint:
Package_SO:SOIC-16_3.9x9.9mm_P1.27mm - 3D model: SOIC-16 (KiCad packages3D, STEP)
3D model downloads
Two STEP files. Same geometry, different body top:
| File | Size | Use it when |
|---|---|---|
dg201bdy-t1-e3.step |
217 KB | You want the bare part, or you mark your own boards. |
dg201bdy-t1-e3-etched.step |
2.8 MB | You want the part with DG201BDY-T1-E3 already on it. |
The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 701 faces against 267 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Vishay datasheet (15 pp, sha256
5524230437ec6ac9, retrieved 2026-08-17, tier: manufacturer) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).