Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

CD74HC283M96

Texas Instruments · Specialty Logic · SOIC-16

CD74HC283M96 from Texas Instruments, in a SOIC-16. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 S1 output Sum output bit 1. Push-pull CMOS output representing bit 1 of the 4-bit sum of A + B + CIN.
2 B1 input Operand B input bit 1. CMOS logic input for bit 1 of the B addend.
3 A1 input Operand A input bit 1. CMOS logic input for bit 1 of the A addend.
4 S0 output Sum output bit 0 (LSB). Push-pull CMOS output representing the least-significant bit of the 4-bit sum.
5 A0 input Operand A input bit 0 (LSB). CMOS logic input for the least-significant bit of the A addend.
6 B0 input Operand B input bit 0 (LSB). CMOS logic input for the least-significant bit of the B addend.
7 CIN input Carry input. CMOS logic input for the carry-in bit added into the LSB stage. When using positive logic and no carry-in is present, this input must be tied low.
8 GND power_in Ground reference (0 V). Negative supply return.
9 COUT output Carry output. Push-pull CMOS output that goes active when the 4-bit sum exceeds 15, providing the carry-out for cascading to the next adder stage.
10 S3 output Sum output bit 3 (MSB). Push-pull CMOS output representing the most-significant bit of the 4-bit sum.
11 B3 input Operand B input bit 3 (MSB). CMOS logic input for the most-significant bit of the B addend.
12 A3 input Operand A input bit 3 (MSB). CMOS logic input for the most-significant bit of the A addend.
13 S2 output Sum output bit 2. Push-pull CMOS output representing bit 2 of the 4-bit sum.
14 A2 input Operand A input bit 2. CMOS logic input for bit 2 of the A addend.
15 B2 input Operand B input bit 2. CMOS logic input for bit 2 of the B addend.
16 VCC power_in Positive supply voltage. HC types: 2 V to 6 V. HCT types: 4.5 V to 5.5 V. Bypass with a 0.1 uF (and optionally 1 uF) capacitor placed close to the pin.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-16
Category Logic
Pins 16

Ordering variants

Same part, different packaging or reel option.

  • CD74HC283M96
  • CD74HC283M96M
  • CD74HC283M96MT
  • CD74HC283M96E
  • CD74HC283M96N
  • CD74HC283M96F
  • CD74HC283M96J

CAD (KiCad official)

  • Symbol: CD74HC283M96
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SOIC-16 (KiCad packages3D, STEP)
  • 3D model files: cd74hc283m96-etched.step / cd74hc283m96-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cd74hc283m96.step / cd74hc283m96.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (20 pp, sha256 986ef7f872e3d2c3, retrieved 2026-08-17, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF