component
cd74hc132m96
Public Unreviewedby Ray
Texas Instruments Gates, SOIC-14. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
README
markdownCD74HC132M96
Texas Instruments · Gates · SOIC-14
CD74HC132M96 from Texas Instruments, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | 1A | input | Gate 1 input A. Schmitt-trigger CMOS input; typical hysteresis VH ≈ 0.4 V at VCC = 4.5 V. Tolerates unlimited input rise/fall times. |
| 2 | 1B | input | Gate 1 input B. Schmitt-trigger CMOS input, second input of the first NAND gate; when both 1A and 1B are HIGH, 1Y is LOW. |
| 3 | 1Y | output | Gate 1 output. Push-pull CMOS output. VOH ≥ 4.4 V and VOL ≤ 0.1 V into a CMOS load at VCC = 4.5 V; rated ±25 mA maximum per-pin sink/source. |
| 4 | 2A | input | Gate 2 input A. Schmitt-trigger CMOS input equivalent to 1A. |
| 5 | 2B | input | Gate 2 input B. Schmitt-trigger CMOS input; when both 2A and 2B are HIGH, 2Y is LOW. |
| 6 | 2Y | output | Gate 2 output. Push-pull CMOS output, per-pin ±25 mA max; typical propagation delay 10 ns at VCC = 5 V, CL = 15 pF, TA = 25 °C. |
| 7 | GND | power_in | Ground / VSS reference (0 V). Ground return for all four NAND gates; DC VCC or GND current limit ±50 mA. |
| 8 | 3Y | output | Gate 3 output. Push-pull CMOS output identical in drive to 1Y/2Y/4Y. |
| 9 | 3A | input | Gate 3 input A. Schmitt-trigger CMOS input. |
| 10 | 3B | input | Gate 3 input B. Schmitt-trigger CMOS input; when both 3A and 3B are HIGH, 3Y is LOW. |
| 11 | 4Y | output | Gate 4 output. Push-pull CMOS output; drives up to 10 LSTTL loads (15 for bus-driver conditions). |
| 12 | 4A | input | Gate 4 input A. Schmitt-trigger CMOS input. |
| 13 | 4B | input | Gate 4 input B. Schmitt-trigger CMOS input; when both 4A and 4B are HIGH, 4Y is LOW. |
| 14 | VCC | power_in | Positive supply. HC variant operates from 2 V to 6 V (absolute max 7 V). Bypass with a local decoupling capacitor near the pin. DC VCC current limit ±50 mA. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SOIC-14 |
| Category | Logic |
| Pins | 14 |
Ordering variants
CD74HC132M96CD74HC132M96MCD74HC132M96MTCD74HC132M96ME4CD74HC132M96ECD74HC132M96EE4CD74HC132M96F3ACD74HC132M96F
CAD (KiCad official)
- Symbol:
CD74HC132M96 - Footprint:
Package_SO:SOIC-14_3.9x8.7mm_P1.27mm - 3D model: SOIC-14 (KiCad packages3D, STEP)
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (None pp, sha256
d69a9b4b7cce4d7c, retrieved 2026-08-17, tier: manufacturer) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).