CD4052BM
Public Unreviewedby Ray
HGSEMI Analog Switches, Multiplexers, SOP-16. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Symbol & Footprint
Schematic Symbol
Open full view ↗PCB Footprint
Open full view ↗Datasheet
Open in new tab ↗Contents
README
markdownCD4052BM
HGSEMI · Analog Switches, Multiplexers · SOP-16
CD4052BM from HGSEMI, in a SOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | Y0 | bidirectional | Y-side analog channel 0. Bidirectional analog switch terminal; connects to COMY when A=0,B=0 and INH=0. On-resistance ~60 Ω typ @ VDD-VSS=15 V. |
| 2 | Y2 | bidirectional | Y-side analog channel 2. Connects to COMY when A=0,B=1 and INH=0. |
| 3 | COMY | bidirectional | Y common terminal (Y OUT/IN). Shared node for the Y-side 4:1 mux; routes to Y0..Y3 based on A/B when INH=0. |
| 4 | Y3 | bidirectional | Y-side analog channel 3. Connects to COMY when A=1,B=1 and INH=0. |
| 5 | Y1 | bidirectional | Y-side analog channel 1. Connects to COMY when A=1,B=0 and INH=0. |
| 6 | INH | input | Inhibit / enable control input. When INH=high (VDD) all channels are OFF (high-Z); when INH=low, the A/B address selects one active channel per side. Digital logic level referenced to VSS. |
| 7 | VEE | power_in | Analog negative supply for the switch. Sets the lower rail of the analog signal range; VDD-VEE ≤ 15 V. Tie to VSS for unipolar analog signals. |
| 8 | VSS | power_in | Digital/logic ground and the reference for A, B, INH logic levels. |
| 9 | B | input | Binary address input B (bit 1) selecting which of the 4 X and Y channels is ON when INH=low. VIH ≥ 11 V typ @ VDD=15 V; VIL ≤ 4 V. |
| 10 | A | input | Binary address input A (bit 0) selecting which of the 4 X and Y channels is ON when INH=low. |
| 11 | X3 | bidirectional | X-side analog channel 3. Connects to COMX when A=1,B=1 and INH=0. |
| 12 | X0 | bidirectional | X-side analog channel 0. Connects to COMX when A=0,B=0 and INH=0. |
| 13 | COMX | bidirectional | X common terminal (X OUT/IN). Shared node for the X-side 4:1 mux; routes to X0..X3 based on A/B when INH=0. |
| 14 | X1 | bidirectional | X-side analog channel 1. Connects to COMX when A=1,B=0 and INH=0. |
| 15 | X2 | bidirectional | X-side analog channel 2. Connects to COMX when A=0,B=1 and INH=0. |
| 16 | VDD | power_in | Positive supply. VDD-VSS operating range 3-15 V (18 V absolute max). Bypass with 0.1 µF to VSS. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | HGSEMI |
| Package | SOP-16 |
| Category | Interface |
| Pins | 16 |
Ordering variants
Same part, different packaging or reel option.
CD4052BM/TRCD4052BMBECD4052BMBNCD4052BMT/TRCD4052BMS/TRCD4052BMBLQ/TR
CAD (KiCad official)
- Symbol:
CD4052BM - Footprint:
Package_SO:SOIC-16_3.9x9.9mm_P1.27mm - 3D model: SOP-16 (KiCad packages3D, STEP)
3D model downloads
Two STEP files. Same geometry, different body top:
| File | Size | Use it when |
|---|---|---|
cd4052bm.step |
217 KB | You want the bare part, or you mark your own boards. |
cd4052bm-etched.step |
2.3 MB | You want the part with CD4052BM already on it. |
The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 569 faces against 267 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: HGSEMI datasheet (11 pp, sha256
1ca4ab36c8479262, retrieved 2026-08-17, tier: lcsc) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).