Symbol & Footprint

Schematic Symbol

Open full view ↗

PCB Footprint

Open full view ↗
Contents

README

markdown

BL13232ETS

BL Shanghai Belling · RS232 ICs · TSSOP-16

BL13232ETS from BL Shanghai Belling, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 C1+ passive Positive lead of the charge-pump flying capacitor C1. Connect the positive terminal of C1 (typ. 0.1 µF at 3.3V, 0.047 µF at 5V) between C1+ and C1-.
2 V+ power_out Positive charge-pump output, approximately +2×VCC. Connect a storage capacitor C3 (typ. 0.1 µF at 3.3V, 0.33 µF at 5V) from V+ to GND. Storage capacitor use only.
3 C1- passive Negative lead of the charge-pump flying capacitor C1. Pairs with C1+ (pin 1) for the positive charge-pump stage.
4 C2+ passive Positive lead of the charge-pump flying capacitor C2. Pairs with C2- (pin 5) for the negative charge-pump / inverter stage.
5 C2- passive Negative lead of the charge-pump flying capacitor C2. Pairs with C2+ (pin 4).
6 V- power_out Negative charge-pump output, approximately -2×VCC. Connect a storage capacitor C4 (typ. 0.1 µF at 3.3V, 0.33 µF at 5V) from V- to GND. Storage capacitor use only.
7 DOUT2 output RS-232 driver #2 output. Drives the RS-232 line typically ±5.4V (VOH ≥ +5V, VOL ≤ -5V into 3 kΩ). Inverting with respect to DIN2.
8 RIN2 input RS-232 receiver #2 input. Accepts ±25V input, internal 5 kΩ (3-7 kΩ) input termination to GND. Positive threshold typ. 1.5-2.0 V, hysteresis typ. 0.4 V.
9 ROUT2 output TTL/CMOS receiver #2 output. Logic-level output (VOH ≥ VCC-0.6 V at -1 mA, VOL ≤ 0.4 V at 1.6 mA). Inverting with respect to RIN2.
10 DIN2 input TTL/CMOS driver #2 input. VIH ≥ 2.0 V (3.3 V supply) or 2.4 V (5 V supply); VIL ≤ 0.8 V. Accepts 5V logic when operating from 3.3V supply.
11 DIN1 input TTL/CMOS driver #1 input. VIH ≥ 2.0 V (3.3 V supply) or 2.4 V (5 V supply); VIL ≤ 0.8 V. Accepts 5V logic when operating from 3.3V supply.
12 ROUT1 output TTL/CMOS receiver #1 output. Logic-level output (VOH ≥ VCC-0.6 V at -1 mA, VOL ≤ 0.4 V at 1.6 mA). Inverting with respect to RIN1.
13 RIN1 input RS-232 receiver #1 input. Accepts ±25V input, internal 5 kΩ (3-7 kΩ) input termination to GND. Positive threshold typ. 1.5-2.0 V, hysteresis typ. 0.4 V.
14 DOUT1 output RS-232 driver #1 output. Drives the RS-232 line typically ±5.4V (VOH ≥ +5V, VOL ≤ -5V into 3 kΩ). Inverting with respect to DIN1.
15 GND power_in Ground reference for all logic and RS-232 signals, and for the charge-pump storage capacitors.
16 VCC power_in Positive supply voltage, +3.0 V to +5.5 V (nominal 3.3 V or 5 V). Supply current typ. 1.5 mA (no load). Recommend a 0.1 µF bypass capacitor from VCC to GND.

Key specifications

Parameter Value
Manufacturer BL Shanghai Belling
Package TSSOP-16
Category Comm/UART
Pins 16

Ordering variants

  • BL13232ETS
  • BL13232ETSSO

CAD (KiCad official)

  • Symbol: BL13232ETS
  • Footprint: Package_SO:TSSOP-16_4.4x5mm_P0.65mm
  • 3D model: TSSOP-16 (KiCad packages3D, STEP)

3D model downloads

Two STEP files. Same geometry, different body top:

File Size Use it when
bl13232ets.step 205 KB You want the bare part, or you mark your own boards.
bl13232ets-etched.step 2.6 MB You want the part with BL13232ETS already on it.

The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 635 faces against 255 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: BL Shanghai Belling datasheet (7 pp, sha256 b3687a5ff9e86b68, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF