AS169-73LF
Public Unreviewedby Ray
Skyworks Solutions Analog Switches, Multiplexers, SOT-23-6. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Symbol & Footprint
Schematic Symbol
Open full view ↗PCB Footprint
Open full view ↗Datasheet
Open in new tab ↗Contents
README
markdownAS169-73LF
Skyworks Solutions · Analog Switches, Multiplexers · SOT-23-6
AS169-73LF from Skyworks Solutions, in a SOT-23-6. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | J3 | passive | RF port J3 (throw 2). 50 Ω RF port; requires an external DC-blocking capacitor (CBL = 100 pF for operation >500 MHz) for positive-voltage operation. Connected to the common port J1 when V2 = HIGH and V1 = LOW. |
| 2 | GND | power_in | Ground reference for the die. Must be connected to system RF/DC ground. |
| 3 | J2 | passive | RF port J2 (throw 1). 50 Ω RF port; requires an external DC-blocking capacitor (CBL = 100 pF for operation >500 MHz) for positive-voltage operation. Connected to the common port J1 when V1 = HIGH and V2 = LOW. |
| 4 | V1 | input | Digital control voltage 1 (complement of V2). VLOW = 0 to 0.2 V @ 20 µA max, VHIGH = 3 V @ 100 µA max to 5 V @ 200 µA max. When V1 = HIGH and V2 = LOW, J1↔J2 is in insertion-loss (through) state. |
| 5 | J1 | passive | Common RF port J1 (pole). 50 Ω RF port; requires an external DC-blocking capacitor (CBL = 100 pF for operation >500 MHz) for positive-voltage operation. Routed to either J2 or J3 based on the V1/V2 control state. |
| 6 | V2 | input | Digital control voltage 2 (complement of V1). VLOW = 0 to 0.2 V @ 20 µA max, VHIGH = 3 V @ 100 µA max to 5 V @ 200 µA max. When V2 = HIGH and V1 = LOW, J1↔J3 is in insertion-loss (through) state. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Skyworks Solutions |
| Package | SOT-23-6 |
| Category | Interface |
| Pins | 6 |
Ordering variants
AS169-73LF
CAD (KiCad official)
- Symbol:
AS169-73LF - Footprint:
Package_TO_SOT_SMD:SOT-23-6 - 3D model: SOT-23-6 (KiCad packages3D, STEP)
3D model downloads
Two STEP files. Same geometry, different body top:
| File | Size | Use it when |
|---|---|---|
as169-73lf.step |
97 KB | You want the bare part, or you mark your own boards. |
as169-73lf-etched.step |
1.8 MB | You want the part with AS169-73LF already on it. |
The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 445 faces against 117 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Skyworks Solutions datasheet (4 pp, sha256
3623b5b4e63e556d, retrieved 2026-08-17, tier: manufacturer) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).