Symbol & Footprint

Schematic Symbol

Open full view ↗

PCB Footprint

Open full view ↗
Contents

README

markdown

74LVC1G14DBVRG

HANSCHIP semiconductor · Gates · SOT-23-5

74LVC1G14DBVRG from HANSCHIP semiconductor, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 NC unconnected No connect. Internally not bonded; leave floating or tie to a static level per board convention.
2 A input Schmitt-trigger logic input. VIH ≥ 0.7VCC and VIL ≤ 0.3VCC at VCC = 3-5.5 V; input current typ 0.01 uA (±5 uA max). Accepts 0 to 5.5 V regardless of VCC.
3 GND power_in Ground / power return (0 V reference).
4 Y output Inverted CMOS push-pull output (Y = NOT A). Drive capability up to ±32 mA at VCC = 4.5 V; scales down at lower VCC (±4 mA at 1.65 V, ±16 mA at 3 V). Decouple with a 15 pF (or larger) load per AC spec.
5 VCC power_in Positive supply, 1.65 V to 5.5 V operating range (6.5 V absolute max). Bypass with a local 0.1 uF ceramic close to the pin.

Key specifications

Parameter Value
Manufacturer HANSCHIP semiconductor
Package SOT-23-5
Category Logic
Pins 5

Ordering variants

  • 74LVC1G14DBVRG
  • 74LVC1G14DBVRGDCKRG

CAD (KiCad official)

  • Symbol: 74LVC1G14DBVRG
  • Footprint: Package_TO_SOT_SMD:SOT-23-5
  • 3D model: SOT-23-5 (KiCad packages3D, STEP)

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: HANSCHIP semiconductor datasheet (9 pp, sha256 9a337e169374bb8b, retrieved 2026-08-17, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF