component
74hc4052-ms
Public Unreviewedby Ray
MSKSEMI Analog Switches, Multiplexers, SOP-16. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
README
markdown74HC4052-MS
MSKSEMI · Analog Switches, Multiplexers · SOP-16
74HC4052-MS from MSKSEMI, in a SOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | Y0 | bidirectional | Y-bank channel 0 analog switch terminal. Connected to COMY (pin 3) when INH=0, B=0, A=0. Handles analog signals in the VEE..VDD range. |
| 2 | Y2 | bidirectional | Y-bank channel 2 analog switch terminal. Connected to COMY (pin 3) when INH=0, B=1, A=0. |
| 3 | COMY | bidirectional | Y-bank common terminal (Y OUT/IN). Routed to one of Y0..Y3 selected by the A/B address inputs when INH=0. |
| 4 | Y3 | bidirectional | Y-bank channel 3 analog switch terminal. Connected to COMY (pin 3) when INH=0, B=1, A=1. |
| 5 | Y1 | bidirectional | Y-bank channel 1 analog switch terminal. Connected to COMY (pin 3) when INH=0, B=0, A=1. |
| 6 | INH | input | Active-high inhibit input. When INH=1 all channels are disabled (None on). When INH=0 the A/B address inputs select which channel pair is connected. Digital logic level referenced to VSS/VDD. |
| 7 | VEE | power_in | Analog switch negative supply. Sets the lower rail for analog signals routed through the switch. VDD-VEE max 18V; typically tied to VSS for single-supply operation, or to a negative rail for bipolar analog signals. |
| 8 | VSS | power_in | Digital ground / logic-side negative supply reference. Reference for the A, B, INH logic inputs and the digital section. |
| 9 | B | input | Binary address input B (MSB of the 2-bit channel select). Together with A selects one of four channels per bank when INH=0. Digital CMOS input referenced to VSS/VDD. |
| 10 | A | input | Binary address input A (LSB of the 2-bit channel select). Together with B selects one of four channels per bank when INH=0. Digital CMOS input referenced to VSS/VDD. |
| 11 | X3 | bidirectional | X-bank channel 3 analog switch terminal. Connected to COMX (pin 13) when INH=0, B=1, A=1. |
| 12 | X0 | bidirectional | X-bank channel 0 analog switch terminal. Connected to COMX (pin 13) when INH=0, B=0, A=0. |
| 13 | COMX | bidirectional | X-bank common terminal (X OUT/IN). Routed to one of X0..X3 selected by the A/B address inputs when INH=0. |
| 14 | X1 | bidirectional | X-bank channel 1 analog switch terminal. Connected to COMX (pin 13) when INH=0, B=0, A=1. |
| 15 | X2 | bidirectional | X-bank channel 2 analog switch terminal. Connected to COMX (pin 13) when INH=0, B=1, A=0. |
| 16 | VDD | power_in | Positive supply. VDD-VSS operating range 3V to 15V (18V absolute max). Sets the logic-input high level and the upper rail for analog signals through the switch. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | MSKSEMI |
| Package | SOP-16 |
| Category | Interface |
| Pins | 16 |
Ordering variants
74HC4052-MS
CAD (KiCad official)
- Symbol:
74HC4052-MS - Footprint:
Package_SO:SOIC-16_3.9x9.9mm_P1.27mm - 3D model: SOP-16 (KiCad packages3D, STEP)
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: MSKSEMI datasheet (None pp, sha256
1363d8cedf6aa744, retrieved 2026-08-17, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).