← Commit history

xt25f128fwoigt-w: factory component page (tier=lcsc)

Ray ·1a229b1cc4 ·1mo ago ·parent 7655c26
1 file changed +116−8
page.json+116−8
@@ -1,13 +1,126 @@ {+  "schema_version": 1,+  "type": "component",   "slug": "xt25f128fwoigt-w",+  "title": "XT25F128FWOIGT-W",+  "brief": "XTX NOR FLASH, WSON-8-EP(5x6). Datasheet-verified pinout, KiCad symbol/footprint/3D.",   "version": "0.1.0",-  "type": "component",-  "description": "XTX NOR FLASH, WSON-8-EP(5x6). Datasheet-verified pinout, KiCad symbol/footprint/3D.",+  "license": "CC-BY-SA-4.0",   "tags": [     "component",     "memory",     "xt25f128fwoigt-w"   ],+  "component": {+    "mpn": "XT25F128FWOIGT-W",+    "manufacturer": "XTX",+    "package": "WSON-8-EP(5x6)",+    "pin_count": 8,+    "category": "Memory",+    "subcategory": "NOR FLASH",+    "datasheet": "https://wmsc.lcsc.com/wmsc/upload/file/pdf/v2/lcsc/2207051802_XTX-XT25F128FWOIGT-W_C3202839.pdf",+    "parts": {+      "symbol": "xt25f128fwoigt-w.kicad_sym",+      "footprint": "xt25f128fwoigt-w.kicad_mod",+      "model_3d": "xt25f128fwoigt-w.glb",+      "model_3d_step": "xt25f128fwoigt-w.step",+      "lbr": "xt25f128fwoigt-w.lbr"+    },+    "distributor_links": {},+    "pins": [+      {+        "number": "1",+        "name": "CS#",+        "type": "input",+        "description": "Chip Select input, active low. Drives the device into active mode when low and standby (deselected) when high. Required for all SPI/Dual/Quad transactions."+      },+      {+        "number": "2",+        "name": "SO(IO1)",+        "type": "bidirectional",+        "description": "Serial Data Output in Standard SPI mode; becomes bidirectional I/O line IO1 in Dual/Quad SPI modes. Data is shifted out on the falling edge of SCLK."+      },+      {+        "number": "3",+        "name": "WP#(IO2)",+        "type": "bidirectional",+        "description": "Write Protect input (active low) in Standard/Dual SPI mode, used together with the SRP/BP bits to hardware-lock the status register and array. Becomes bidirectional I/O line IO2 when Quad SPI mode is enabled (QE=1)."+      },+      {+        "number": "4",+        "name": "VSS",+        "type": "power_in",+        "description": "Device ground reference (0 V)."+      },+      {+        "number": "5",+        "name": "SI(IO0)",+        "type": "bidirectional",+        "description": "Serial Data Input in Standard SPI mode; becomes bidirectional I/O line IO0 in Dual/Quad SPI modes. Input data is latched on the rising edge of SCLK."+      },+      {+        "number": "6",+        "name": "SCLK",+        "type": "input",+        "description": "Serial Clock input. Supports SPI modes 0 and 3 up to 133 MHz. Input data on SI/IOx is latched on the rising edge; SO/IOx changes on the falling edge (SDR)."+      },+      {+        "number": "7",+        "name": "HOLD#/RESET#(IO3)",+        "type": "bidirectional",+        "description": "Multi-function pin. In Standard/Dual SPI with QE=0, acts as HOLD# (pauses serial communication when low) or RESET# (asserts a hardware reset when low, tRLRH>=1 us, tRB<=12 ms) depending on the HOLD/RST status register bit. When QE=1 (Quad SPI enabled), the pin becomes bidirectional I/O line IO3 and the HOLD#/RESET# functions are disabled."+      },+      {+        "number": "8",+        "name": "VCC",+        "type": "power_in",+        "description": "Core and I/O power supply, 2.7 V to 3.6 V (nominal 3.3 V). Typical active read current 8 mA at 80 MHz; deep power-down current 0.5 uA typical."+      }+    ],+    "provenance": {+      "extractor": "ds2sf",+      "datasheet": {+        "url": "https://wmsc.lcsc.com/wmsc/upload/file/pdf/v2/lcsc/2207051802_XTX-XT25F128FWOIGT-W_C3202839.pdf",+        "pages": 61,+        "sha256": "1c516635c433e561",+        "source_tier": "lcsc"+      },+      "cad": "KiCad official (CC-BY-SA 4.0)",+      "pins": {+        "total": 8,+        "described": 8,+        "cites_pages": true,+        "refuses_to_fabricate": true+      }+    },+    "viewers": {+      "symbol": "viewers/symbol.html",+      "footprint": "viewers/footprint.html"+    }+  },+  "metadata": {+    "specs": {+      "Manufacturer": "XTX",+      "Package": "WSON-8-EP(5x6)",+      "Category": "Memory",+      "Pins": "8"+    }+  },+  "sections": [+    "hero",+    "viewers",+    "readme",+    "breadcrumbs",+    "info"+  ],+  "discovery_triggers": [+    "xt25f128fwoigt-w"+  ],+  "discovery_pitch": "XT25F128FWOIGT-W (XTX) component page with datasheet-verified CAD.",+  "author": {+    "name": "Ray",+    "email": "[email protected]"+  },   "dependencies": {},   "hero": {     "type": "image",@@ -25,10 +138,5 @@     "docs/xt25f128fwoigt-w-datasheet.pdf",     "viewers/symbol.html",     "viewers/footprint.html"-  ],-  "visibility": "public",-  "author": {-    "name": "Ray",-    "email": "[email protected]"-  }+  ] }\ No newline at end of file